Silicon-on-Nothing MOSFETs: An efficient solution for parasitic substrate coupling suppression in SOI devices
Source abstract
Abstract
With today's technology downscaling, the coupling through the substrate becomes an important limiting factor for the performance of mixed-mode high-frequency integrated circuits, filters, convertors, transmission lines and even single MOSFETs. This paper presents original studies on the coupling through the substrate in SOI devices and on substrate engineering which allows to suppress this effect. Particular attention is paid to the Silicon-on-Nothing (SON) MOSFET architecture as one of the most promising solutions to suppress the effect of parasitic coupling through the substrate on the transistor behavior. (C) 2008 Elsevier B. V. All rights reserved.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Electrostatic Discharge in Electronics · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (23)
Show source-provided references
1. Self-heating effects in SOI MOSFET's and their measurement by small signal conductance techniques10.1109/16.544417 ↗
2. SOI thermal impedance extraction methodology and its significance for circuits simulation10.1109/16.915707 ↗
3. Identification of thermal and electrical time constants in SOI MOSFETs from small signal measurements
4. A small-signal model for the frequency-dependent drain admittance in floating-substrate MOSFET's10.1109/4.148327 ↗
5. Substrate effect on the small-signal characteristic of SOI MOSFETs
6. Floating effective back-gate effect on the small-signal output conductance of SOI MOSFETs10.1109/LED.2003.813373 ↗
7. Frequency variation of the small signal output conductance of decananometer MOSFET due to substrate crosstalk10.1109/LED.2007.895374 ↗
8. Substrate effect on the output conductance frequency response of SOI MOSFETs
9. Substrate crosstalk reduction using SOI technology10.1109/16.644646 ↗
10. Substrate-related output conductance frequency response of FD SOI MOSFETs: influence of channel length and substrate temperature
11. Silicon-on-Nothing (SON)—an innovative process for advanced CMOS10.1109/16.877181 ↗
12. Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs: optimization of the device architecture10.1016/S0038-1101(01)00111-3 ↗
13. Electrical characterization of true Silicon-On-Nothing MOSFETs fabricated by Si layer transfer over a pre-etched cavity10.1016/j.sse.2007.07.021 ↗
14. Buried layer engineering to reduce the drain-induced barrier lowering of sub-0.05 μm SOI-MOSFET10.1143/JJAP.38.2294 ↗
15. SON (Silicon-On-Nothing) MOSFET using ESS (Empty space in silicon) technique for SoC applications
16. SON (Silicon-On-Nothing) technological CMOS platform: highly performant devices and SRAM cells
17. Scaling capability improvement of silicon-on-void (SOV) MOSFET10.1088/0268-1242/20/2/002 ↗
18. Silicon-on-Nothing MOSFETs fabricated with hydrogen and helium co-implantation10.1088/1009-1963/15/11/049 ↗
19. Planar double-gate SOI MOS devices: fabrication by wafer bonding over pre-patterned cavities and electrical characterization10.1016/j.sse.2007.01.017 ↗
20. FD SOI CMOS technology for heterogeneous micropower, high-temperature or RF microsystems10.1016/S0038-1101(01)00084-3 ↗
21. Investigation of buried insulators with high thermal conductivity in SOI MOSFETs: thermal properties and short channel effects10.1016/j.sse.2005.07.015 ↗
22. Modeling and application of fully-depleted SOI MOSFETs for low-voltage low-power analog CMOS circuits10.1016/0038-1101(95)00167-0 ↗
23. Influence of device engineering on the analog and RF performance of SOI MOSFETs10.1109/TED.2003.810471 ↗