High-density integration of uniform sub-22 nm silicon nanowires for transparent thin film transistors on glass

1. Monolithic optical microlithography of high-density elastic circuits10.1126/science.abh3551 ↗

2. Large-scale flexible and transparent electronics based on monolayer molybdenum disulfide field-effect transistors10.1038/s41928-020-00475-8 ↗

3. High performance transparent a-IGZO thin film transistors with ALD-HfO2 gate insulator on colorless polyimide substrate10.1109/TNANO.2020.3004222 ↗

4. MoS2-Thin film transistor based flexible 2T1C driving circuits for active-matrix displays10.1021/acs.nanolett.3c02533 ↗

5. Low-temperature plasma-assisted growth of large-area MoS2 for transparent phototransistors10.1002/adfm.202205106 ↗

6. Highly transparent and flexible iontronic pressure sensors based on an opaque to transparent transition

7. K. Chen, J. Niu, G. Yang, M. Liu, W. Lu, F. Liao, K. Huang, X. Duan, C. Lu, J. Wang, L. Wang, M. Li, D. Geng, C. Zhao, G. Wang, N. Lu, L. Li, M. Liu, Scaling Dual-Gate Ultra-thin a-IGZO FET to 30 nm Channel Length with Record-high Gm,max of 559 µS/µm at VDS=1 V, Record-low DIBL of 10 mV/V and Nearly Ideal SS of 63 mV/dec, in: 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2022, pp. 298-299.10.1109/VLSITechnologyandCir46769.2022.9830389 ↗

8. Indium–gallium–zinc–oxide thin-film transistors: materials, devices, and applications10.1088/1674-4926/42/3/031101 ↗

9. Thermally activated defect engineering for highly stable and uniform ALD-amorphous IGZO TFTs with high-temperature compatibility10.1021/acsami.3c06517 ↗

10. An a-IGZO TFT-based AMOLED pixel circuit employing stable mobility compensation suppressing degradation of detected VTH10.1109/JEDS.2023.3331702 ↗

11. Wafer-scale monolithic integration of full-colour micro-LED display using MoS2 transistor10.1038/s41565-022-01102-7 ↗

12. H.-S. Seo, Q. Sun, W. Wu, Y.-J. Hsu, S. Li, W. Cao, J.C. Xiao, Y.-C. Wu, B. Zhao, X. Zhang, X. Yan, 34.1: Invited Paper: Availability of a-IGZO semiconductor TFT in the large size Gen. 11 facilities for competitive high-end applications, SID Symposium Digest of Technical Papers, 52 (2021) 450-453.10.1002/sdtp.15157 ↗

13. The physics of amorphous-silicon thin-film transistors10.1109/16.40933 ↗

14. Amorphous silicon thin film transistor circuit integration for organic LED displays on glass and plastic10.1109/JSSC.2004.829373 ↗

15. An amorphous silicon thin-film transistor with fully self-aligned top gate structure10.1109/55.823570 ↗

16. Study on residual image in low-temperature poly-si oxide TFT-based OLED display on polyimide substrate10.1109/TED.2022.3188954 ↗

17. High temperature solid phase crystallization of a-si on glass by short time blue laser exposure for display backplane10.1109/LED.2022.3208832 ↗

18. Analysis of negative bias temperature instability degradation in p-Type Low-temperature polycrystalline silicon thin-film transistors of different grain sizes10.1109/LED.2019.2942102 ↗

19. Impact of process-induced inclined sidewalls on gate-induced drain leakage (GIDL) current of nanowire GAA MOSFETs10.1109/TED.2022.3194109 ↗

20. S.W. Chang, P.J. Sung, T.Y. Chu, D.D. Lu, C.J. Wang, N.C. Lin, C.J. Su, S.H. Lo, H.F. Huang, J.H. Li, M.K. Huang, Y.C. Huang, S.T. Huang, H.C. Wang, Y.J. Huang, J.Y. Wang, L.W. Yu, Y.F. Huang, F.K. Hsueh, C.T. Wu, W.C.Y. Ma, K.H. Kao, Y.J. Lee, C.L. Lin, R.W. Chuang, K.P. Huang, S. Samukawa, Y. Li, W.H. Lee, T.S. Chao, G.W. Huang, W.F. Wu, J.Y. Li, J.M. Shieh, W.K. Yeh, Y.H. Wang, First Demonstration of CMOS Inverter and 6T-SRAM Based on GAA CFETs Structure for 3D-IC Applications, in: 2019 IEEE International Electron Devices Meeting (IEDM), 2019, pp. 11.17.11-11.17.14.10.1109/IEDM19573.2019.8993525 ↗

21. One-step growth of large-area silicon nanowire fabrics for high-performance multifunctional wearable sensors10.1007/s12274-019-2505-6 ↗

22. Schottky-contacted nanowire sensors10.1002/adma.202000130 ↗

23. Monolithic integration of silicon nanowire networks as a soft wafer for highly stretchable and transparent electronics10.1021/acs.nanolett.9b02291 ↗

24. Diameter-controlled synthesis of single-crystal silicon nanowires10.1063/1.1363692 ↗

25. Growth, thermodynamics, and electrical properties of silicon nanowires10.1021/cr900141g ↗

26. Large-scale assembly of single nanowires through capillary-assisted dielectrophoresis10.1002/adma.201403039 ↗

27. Shape-controlled deterministic assembly of nanowires10.1021/acs.nanolett.6b00292 ↗

28. An in-plane solid-liquid-solid growth mode for self-avoiding lateral silicon nanowires10.1103/PhysRevLett.102.125501 ↗

29. Operating principles of in-plane silicon nanowires at simple step-edges10.1039/C4NR06531J ↗

30. High-fidelity moulding growth and cross-section shaping of ultrathin monocrystalline silicon nanowires10.1016/j.apsusc.2023.157635 ↗

31. Terrace-confined guided growth of high-density ultrathin silicon nanowire array for large area electronics10.1088/1361-6528/abf0c9 ↗

32. 3D sidewall integration of ultrahigh-density silicon nanowires for stacked channel electronics

33. Nanostripe-confined catalyst formation for uniform growth of ultrathin silicon nanowires10.3390/nano13010121 ↗

34. Ultra-confined catalytic growth integration of sub-10 nm 3D stacked silicon nanowires via a self-delimited droplet formation strategy

35. High-performance transparent silicon nanowire thin film transistors integrated on glass substrates via a room temperature solution passivation10.1002/aelm.202201236 ↗

36. Growth-in-place deployment of in-plane silicon nanowires10.1063/1.3659895 ↗

37. Self-aligned top-gate amorphous zinc-tin oxide thin-film transistor with source/drain regions doped by al reaction10.1109/JEDS.2021.3094281 ↗

38. Remarkable stability improvement with a high-performance PEALD-IZO/IGZO top-gate thin-film transistor via modulating dual-channel effects10.1002/admi.202200501 ↗

39. Benchmarking monolayer MoS2 and WS2 field-effect transistors10.1038/s41467-020-20732-w ↗

40. Aligned, high-density semiconducting carbon nanotube arrays for high-performance electronics10.1126/science.aba5980 ↗

41. Unexpected phosphorus doping routine of planar silicon nanowires for integrating CMOS logics10.1039/D1NR03014K ↗

42. C.C. Yang, T.Y. Hsieh, P.T. Huang, K.N. Chen, W.C. Wu, S.W. Chen, C.H. Chang, C.H. Shen, J.M. Shieh, C. Hu, M.C. Wu, W.K. Yeh, Location-controlled-grain Technique for Monolithic 3D BEOL FinFET Circuits, in: 2018 IEEE International Electron Devices Meeting (IEDM), 2018, pp. 11.13.11-11.13.14.10.1109/IEDM.2018.8614708 ↗

43. C.C. Yang, J.M. Shieh, T.Y. Hsieh, W.H. Huang, H.H. Wang, C.H. Shen, F.K. Hsueh, P.Y. Hsieh, M.C. Wu, W.K. Yeh, Footprint-efficient and power-saving monolithic IoT 3D+ IC constructed by BEOL-compatible sub-10nm high aspect ratio (AR>7) single-grained Si FinFETs with record high Ion of 0.38 mA/μm and steep-swing of 65 mV/dec. and Ion/Ioff ratio of 8, in: 2016 IEEE International Electron Devices Meeting (IEDM), 2016, pp. 9.1.1-9.1.4.10.1109/IEDM.2016.7838379 ↗