journal article·2024-11-01Open access

Reliability analysis under bias stress and elevated temperature of dual-gate IGZO TFT

Jingxuan Wei, Nannan Li, Yu Zhang, Xuefeng Wu, Jiyuan Zhu, Rongxu Bai, Xin Chao, Wenrui Zhang, Li Ji, Qingqing Sun, David Wei Zhang, Shen Hu

AIP Advances· Volume 14· Issue 11

Abstract

Indium–gallium–zinc oxide (IGZO) as a star material has been broadly applied in multiple functional devices, including planar displays, flexible electronic devices, and photoelectronics. In recent years, the development of artificial intelligence and great data also extends the application of IGZO-based thin film transistors (TFTs) to memory, memristors, and neuromorphic computing. Thus, the research of high performance and reliable IGZO TFTs attracts tremendous attention worldwide. Herein, a high-quality IGZO thin film was deposited via atomic layer deposition, and a dual-gate (DG) IGZO TFT was fabricated. Comprehensive electrical characterization was conducted on the fabricated DG IGZO TFTs, revealing that DG IGZO TFTs exhibited good performance for reliability analysis. The reliability and degradation mechanism of the DG IGZO TFT was systematically investigated under bias stress at room temperature and elevated temperatures of 350, 400, and 450 K by the comprehensive electrical characterization. Results indicate that the defects of the dual gate insulators and the interfaces majorly influence the degradation under bias stresses, while the carrier scattering of the IGZO channel is the major degradation mechanism under elevated temperatures. These findings highlight the degradation mechanism of the DG IGZO TFT under bias stress and elevated temperatures from a novel viewpoint, which provides a utilizable reference to its application in circuits.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Thin-Film Transistor Technologies · Silicon and Solar Cell Technologies · CCD and CMOS Imaging Sensors

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

School of Microelectronics, Fudan University 1 , Shanghai 200433,

Zhejiang Provincial Engineering Research Center of Energy Optoelectronic Materials and Devices, Ningbo Institute of Materials Technology and Engineering, Chinese Academy of Sciences 2 , Ningbo 315201,

Jiashan Fudan Institute 3 , Jiashan 314100,

Funding

National Natural Science Foundation of China · State Key Laboratory of ASIC and System, Fudan University

References (42)

Show source-provided references
1. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors10.1038/nature03090 ↗
2. Electronic structures above mobility edges in crystalline and amorphous In-Ga-Zn-O: Percolation conduction examined by analytical model10.1109/jdt.2009.2022064 ↗
3. Thin-film transistors for large-area electronics10.1038/s41928-023-01095-8 ↗
4. Wide bandgap oxide semiconductors: From materials physics to optoelectronic devices10.1002/adma.202006230 ↗
5. Amorphous oxide semiconductors for high-performance flexible thin-film transistors10.1143/jjap.45.4303 ↗
6. Flexible a-IGZO TFT technology: New developments and applications
7. Tailoring IGZO-TFT architecture for capacitorless DRAM, demonstrating > 103S retention, >1011 cycles endurance and Lg scalability down to 14 nm
8. Capacitor-less, long-retention (>400 s) DRAM cell paving the way towards low-power and high-density monolithic 3D DRAM
9. 30 Mb/mm2/layer 3D eDRAM computing-in-memory with embedded BEOL peripherals and local layer-wise calibration based on first-demonstrated vertically-stacked CAA-IGZO 4F2 2T0C cell
10. Photoelectric synaptic device based on bilayerd OR/OP-InGaZnO for neuromorphic computing10.1109/led.2023.3335628 ↗
11. Multimodal artificial synapses for neuromorphic application10.34133/research.0427 ↗
12. Amorphous InGaZnO (a-IGZO) synaptic transistor for neuromorphic computing10.1021/acsaelm.1c01088 ↗
13. Flex6502: A flexible 8b microprocessor in 0.8 µm metal-oxide thin-film transistor technology implemented with a complete digital design flow running complex assembly code
14. Thermal challenges in next-generation electronic systems10.1109/tcapt.2008.2001197 ↗
15. Thermally activated defect engineering for highly stable and uniform ALD-amorphous IGZO TFTs with high-temperature compatibility10.1021/acsami.3c06517 ↗
16. Channel-length dependent performance degradation of thermally stressed IGZO TFTs10.1149/08611.0125ecst ↗
17. Cationic compositional effects on the bias-stress stabilities of thin film transistors using In–Ga–Zn–O channels prepared by atomic layer deposition10.1039/c9tc01164a ↗
18. Bias stress instability of double-gate a-IGZO TFTs on polyimide substrate10.3938/jkps.71.325 ↗
19. Electrical instability of double-gate a-IGZO TFTs with metal source/drain recessed electrodes10.1109/ted.2014.2307352 ↗
20. Amorphous semi-insulating Al-doped In2O3 growth by atomic layer deposition for thin-film transistors10.1116/6.0001787 ↗
21. Selectively nitrogen doped ALD-IGZO TFTs with extremely high mobility and reliability10.1021/acsami.3c05678 ↗
22. Facile and stable n+ doping process via simultaneous ultraviolet and thermal energy for coplanar ALD-IGZO thin-film transistors10.1021/acsaelm.1c00463 ↗
23. Comparative studies on vertical-channel charge-trap memory thin-film transistors using In-Ga-Zn-O active channels deposited by sputtering and atomic layer depositions10.1088/1361-6528/aba46e ↗
24. Effects of deposition temperature on the device characteristics of oxide thin-film transistors using In–Ga–Zn–O active channels prepared by atomic-layer deposition10.1021/acsami.7b04637 ↗
25. Achieving a low-voltage, high-mobility IGZO transistor through an ALD-derived bilayer channel and a hafnia-based gate dielectric stack10.1021/acsami.0c22677 ↗
26. Bulk accumulation a-IGZO TFT for high current and turn-on voltage uniformity10.1109/led.2013.2284599 ↗
27. 2013
28. Mechanism of threshold voltage instability in double gate α-IGZO nanosheet TFT under bias and temperature stress10.1109/jeds.2024.3406676 ↗
29. Evolution of defect structures and deep subgap states during annealing of amorphous In-Ga-Zn oxide for thin-film transistors10.1103/physrevapplied.9.014018 ↗
30. Double gated a-InGaZnO TFT properties based on quantitative defect analysis and computational modeling10.1109/ted.2023.3347503 ↗
31. Investigation on the gate electrode configuration of IGZO TFTs for improved channel control and suppression of bias-stress induced instability10.1149/07510.0189ecst ↗
32. Approaches to improve mobility and stability of IGZO TFTs: A brief review10.1007/s42341-024-00536-1 ↗
33. 69.3: A-IGZO TFTs reliability improvement by dual gate structure10.1002/sdtp.10353 ↗
34. Improving the electrical stability of a-IGZO TFT through gate surround structures10.1049/ell2.12977 ↗
35. P-1.2: Improvement of mobility and reliability of a-IGZO TFTs by dual-gate driving10.1002/sdtp.16028 ↗
36. P-9: Improved electrical stability of double-gate a-IGZO TFTs10.1002/sdtp.10035 ↗
37. One gate diode-connected dual-gate a-IGZO TFT driven pixel circuit for active matrix organic light-emitting diode displays10.1109/ted.2016.2587718 ↗
38. Amorphous In–Ga–Zn–O dual-gate TFTs: Current–voltage characteristics and electrical stress instabilities10.1109/ted.2012.2195008 ↗
39. Role of deposition and annealing of the top gate dielectric in a-IGZO TFT-based dual-gate ion-sensitive field-effect transistors10.1088/1361-6641/aa5584 ↗
40. Improving device characteristics of dual-gate IGZO thin-film transistors with Ar–O2 mixed plasma treatment and rapid thermal annealing10.3390/membranes12010049 ↗
41. Negative-U defect passivation in oxide-semiconductor by channel defect self-compensation effect to achieve low bias stress VTH instability of low-thermal budget IGZO TFT and FeFETs
42. Defect engineering for high performance and extremely reliable a-IGZO thin-film transistor in QD-OLED10.1002/aelm.202101273 ↗