Strain engineering in functional materials
Source abstract
Abstract
Silicon based complementary metal-oxide-semiconductor field-effect-transistor (CMOSFET) technology has continued to progress unabated for last five decades despite various challenges arising due to extreme scaling. Pervasive use of Si technology is evident in a large spectrum of products ranging from high end mainframe and server computers for businesses to laptops, smartphones, and internet of things (IoT) for consumer-oriented products. There is an ever-increasing demand to improve Si device performance for the above described and future products. Strain engineering is one of the key aspects to improve transistor performance. In this review, we describe strain engineering in silicon based advanced CMOS technology, which has evolved from conventional two-dimensional (2D) MOSFET structure to 3D FinFET structure. The impact of shrinking dimensions of scaled FinFETs on channel strain engineering as well as options for strain engineering in future CMOS architecture are described. Finally, strain engineering in non-silicon based functional materials such as gallium nitride (GaN) and 2D materials will be briefly discussed.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Nanowire Synthesis and Applications · Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
IBM Semiconductor Technology Research 1 , Albany, New York 12203, USA
T J Watson Research Center 2 , Yorktown Heights, New York 10598, USA
References (74)
Show source-provided references
1. Electron mobility enhancement in epitaxial multilayer Si-Si1−xGex alloy films on (100) Si10.1063/1.93533 ↗
2. Strain dependence of the performance enhancement in strained-Si n-MOSFETs
3. Advanced SOI-MOSFETs with strained-Si channel for high speed CMOS—Electron/hole mobility enhancement
4. Strained Si NMOSFETs for high performance CMOS technology
5. Electron mobility enhancement in strained-Si n-MOSFETS fabricated on SiGe-on-insulator (SGOI) substrates10.1109/55.930678 ↗
6. Mobility enhancement in strained Si NMOSFETs with HfO2 Gate dielectrics
7. Performance enhancement on sub-70nm strained silicon SOI MOSFETs on ultra-thin thermally mixed strained silicon/SiGe on Insulator(TM-SGOI) substrate with Raised S/D
8. High-performance strained Si-on-insulator MOSFETs by novel fabrication processes utilizing Ge-condensation technique
9. Fabrication and mobility characteristics of ultrathin strained-Si directly on insulator (SSDOI) MOSFETs
10. Electron and hole mobility enhancements in sub-10 nm thick strained-silicon directly on insulator fabricated by a bond and etch-back technique
11. Enhanced hole mobilities in surface-channel strained-Si p-MOSFETs
12. High performance strained-Si p-MOSFETs on SiGe-on-insulator substrates fabricated by SIMOX technology
13. Ultrahigh room-temperature hole Hall and effective mobility in Si0.3Ge0.7/Ge/Si0.3Ge0.7 heterostructures
14. High performance CMOS operation of strained-SOI MOSFETs using thin film SiGe-on-insulator substrate
15. Optimized strained Si/strained Ge dual-channel heterostructures for high mobility P- and N-MOSFETs
16. Channel design and mobility enhancement in strained germanium buried channel MOSFETs
17. Thickness dependence of hole mobility in ultrathin SiGe-channel p-MOSFETs10.1109/ted.2008.2003228 ↗
18. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors
19. IEEE Electron Device Lett · 2004 · 25 · 19110.1109/led.2004.825195 ↗
20. Integration and optimization of embedded-SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies
21. Scalable eSiGe S/D technology with less layout dependence for 45-nm generation
22. Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions
23. High-performance nMOSFET with in-situ phosphorus-doped embedded Si:C (ISPD eSi:C) source-drain stressor
24. Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design
25. Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement
26. MOSFET current drive optimization using silicon nitride capping layer for 65-nm technology node
27. Novel locally strained channel technique for high performance 55nm CMOS
28. Stress memorization technique-fundamental understanding and low-cost integration for advanced CMOS technology using a nonselective process10.1109/ted.2009.2024021 ↗
29. Piezoresistance effect in germanium and silicon10.1103/physrev.94.42 ↗
30. A Graphical representation of the piezoresistance coefficients in silicon10.1109/t-ed.1982.20659 ↗
31. On the universality of inversion layer mobility in Si MOSFET’s: Part II-effects of surface orientation10.1109/16.337450 ↗
32. Six-band calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness10.1063/1.1585120 ↗
33. In-plane mobility anisotropy and universality under uni-axial strains in n- and p-MOS inversion layers on (100), (110), and (111) Si
34. 2017
35. First demonstration of strained Ge-in-STI IFQW pFETs featuring raised SiGe75% S/D, replacement metal gate and germanided local interconnects
36. Strained Si1−xGex-on-insulator PMOS FinFETs with excellent sub-threshold leakage, extremely-high short-channel performance and source injection velocity for 10nm node and beyond
37. High-mobility high-Ge-content Si1-xGex-OI PMOS FinFETs with fins formed using 3D germanium condensation with Ge fraction up to x∼ 0.7, scaled EOT∼8.5Å and ∼10nm fin width
38. Si-cap-free SiGe p-channel FinFETs and gate-all-around transistors in a replacement metal gate process: interface trap density reduction and performance improvement by high-pressure deuterium anneal
39. FinFET technology featuring high mobility SiGe channel for 10nm and beyond
40. Performance and electrostatic improvement by high-pressure anneal on Si-passivated strained Ge pFinFET and gate all around devices with superior NBTI reliability
41. Leakage aware Si/SiGe CMOS FinFET for low power applications
42. Quantification of local strain distributions in nanoscale strained SiGe FinFET structures10.1063/1.4991472 ↗
43. An In-depth study of high-performing strained germanium nanowires pFETs
44. Appl. Phys. Lett. · 2014 · 105 · 19190610.1063/1.4901435 ↗
45. J. Crystal Growth · 2013 · 381 · 3310.1016/j.jcrysgro.2013.06.028 ↗
46. J. Nanomed. Nanotechnol. · 2013 · S15 · 1
47. 2006 · 393
48. Microelectronic Engineering · 2017 · 180 · 5610.1016/j.mee.2017.04.009 ↗
49. Interface state energy distribution and defects at interfaces: Comparison to (111) and (100) silicon orientations10.1063/1.3527909 ↗
50. SiGe composition and thickness effects on NBTI in replacement metal gate/high-κ technologies
51. Selective GeOx-scavenging from interfacial layer on Si1-xGex Channel for High Mobility Si/Si1-xGex CMOS Application
52. Preferential oxidation of Si in SiGe for shaping Ge-rich SiGe gate stacks
53. J. Electrochem Soc. · 1991 · 138 · 20210.1149/1.2085539 ↗
54. 2009 · 22
55. Appl Phys Lett · 1990 · 56 · 46010.1063/1.102765 ↗
56. J Crystal Growth · 2011 · 316 · 10110.1016/j.jcrysgro.2010.12.068 ↗
57. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling
58. Si nanowire CMOS fabricated with minimal deviation from RMG FinFET technology showing record performance
59. 2017 · 194
60. 2016 · 524
61. 2017 · 230
62. Appl Phys. Lett. · 2018 · 112 · 05190110.1063/1.5010997 ↗
63. 2018 · 1370
64. Stress techniques and mobility enhancement in FinFET architectures10.1149/05009.0047ecst ↗
65. 10nm high performance mobile SoC design and technology co-developed for performance, power, and area scaling
66. Influence of stress induced CT local layout effect (LLE) on 14nm FinFET
67. A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects
68. Current status of GaN-based solid-state lighting10.1557/mrs2009.28 ↗
69. Appl Phys Lett · 2016 · 108 · 07110410.1063/1.4942190 ↗
70. Appl Phys Lett · 2017 · 111 · 04110110.1063/1.4995561 ↗
71. Optics Express · 2010 · 18 · 546610.1364/oe.18.005466 ↗
72. Journal of Physics: Condensed Matter · 2015 · 27 · 31320110.1088/0953-8984/27/31/313201 ↗
73. 2015
74. 2002 · 121