journal article·2026-07-21Open access

A Unified Flash Memory Platform for Mode‐Adaptive and Robust AI Computation

Dayeon Yu, Hwiho Hwang, Byeongchan Oh, Junmo Lee, Shimeng Yu, Tae‐Hyeon Kim, Hyungjin Kim

Abstract

ABSTRACT Computing‐in‐memory (CIM) architectures offer a promising route toward energy‐efficient artificial intelligence by reducing data‐movement overhead. However, most existing CIM hardware operates at a fixed trade‐off between accuracy, energy efficiency, and robustness, limiting adaptability to diverse workloads. Here, we present a dual‐mode CIM accelerator based on an AND‐type charge‐trap flash array that enables energy‐adaptive operation without device‐level structural modification. By integrating transistor‐mode current sensing and capacitor‐mode charge sensing in the same device structure, the proposed architecture allows flexible switching between high‐precision computation and ultra‐low‐power, noise‐resilient operation within a single hardware platform through peripheral switching associated with each sensing mode. Experimental results demonstrate reliable vector–matrix multiplication, hardware neural network inference, and strong tolerance to device and voltage variations. System‐level benchmarking further confirms improved energy efficiency and reduced peripheral overhead. This work establishes a practical and scalable CIM platform that dynamically balances performance and robustness, providing a versatile foundation for energy‐adaptive artificial intelligence (AI) hardware.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Low-power high-performance VLSI design

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Division of Materials Science and Engineering and Department of Semiconductor Engineering Hanyang University Seoul South Korea

Department of Semiconductor Engineering Seoul National University of Science and Technology Seoul South Korea

School of Electrical and Computer Engineering Georgia Institute of Technology Atlanta Georgia USA

References (76)

Show source-provided references
1. M.Horowitz “Computing's Energy Problem (and What we can do About it IEEE International Solid‐State Circuits Conference (ISSCC) IEEE ”2014) 10–14.10.1109/ISSCC.2014.6757323 ↗
2. 10.1021/acsami.3c1377510.1021/acsami.3c13775 ↗
3. 10.1109/JSSC.2016.261635710.1109/JSSC.2016.2616357 ↗
4. 10.1109/JPROC.2017.276174010.1109/JPROC.2017.2761740 ↗
5. 10.1016/j.nanoen.2025.11163310.1016/j.nanoen.2025.111633 ↗
6. 10.1109/MM.2024.337376310.1109/MM.2024.3373763 ↗
7. 10.1063/5.013640310.1063/5.0136403 ↗
8. 10.1002/adfm.20231078010.1002/adfm.202310780 ↗
9. 10.1016/j.nanoen.2025.11099910.1016/j.nanoen.2025.110999 ↗
10. 10.1186/s40580‐025‐00520‐210.1186/s40580‐025‐00520‐2 ↗
11. 10.1007/s00034‐022‐02284‐010.1007/s00034‐022‐02284‐0 ↗
12. 10.1021/acs.nanolett.3c0407310.1021/acs.nanolett.3c04073 ↗
13. 10.1038/s41928-023-01053-410.1038/s41928-023-01053-4 ↗
14. 10.1021/acsnano.4c1862110.1021/acsnano.4c18621 ↗
15. 10.1038/s41565‐020‐0655‐z10.1038/s41565‐020‐0655‐z ↗
16. 10.1016/j.neunet.2024.10635510.1016/j.neunet.2024.106355 ↗
17. K.Roy I.Chakraborty M.Ali A.Ankit andA.Agrawal “In‐Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview ”ACM/IEEE Design Automation Conference (DAC)(IEEE 2020):1–6.10.1109/DAC18072.2020.9218505 ↗
18. 10.1016/j.nanoen.2024.10964610.1016/j.nanoen.2024.109646 ↗
19. 10.3389/fnins.2024.127970810.3389/fnins.2024.1279708 ↗
20. A 28nm 83.23 TFLOPS/W POSIT‐Based Compute‐in‐Memory Macro for High‐Accuracy AI Applications
21. 10.1002/aisy.20250003210.1002/aisy.202500032 ↗
22. 10.1038/s41928-020-00505-510.1038/s41928-020-00505-5 ↗
23. 10.1021/acsaelm.4c0019910.1021/acsaelm.4c00199 ↗
24. 10.1145/346233010.1145/3462330 ↗
25. 10.1038/s41467-025-56319-610.1038/s41467-025-56319-6 ↗
26. W.Dong K.Zhou andZ.Kong “Efficient Calibration for RRAM‐Based In‐Memory Computing Using DoRA ” (2025) arXiv preprint arXiv:2504.03763.
27. 10.1016/j.nanoen.2025.11113710.1016/j.nanoen.2025.111137 ↗
28. Y.Xiang P.Huang andZ.Zhou “Analog Deep Neural Network Based on NOR Flash Computing Array for High Speed/Energy Efficiency Computation ”IEEE International Symposium on Circuits and Systems (ISCAS)(IEEE 2019) 1–4.10.1109/ISCAS.2019.8702401 ↗
29. 10.1109/JSSC.2021.309867110.1109/JSSC.2021.3098671 ↗
30. 10.1109/TED.2025.359758410.1109/TED.2025.3597584 ↗
31. 10.1109/TED.2018.288197210.1109/TED.2018.2881972 ↗
32. 10.1126/sciadv.adg912310.1126/sciadv.adg9123 ↗
33. 10.1109/LED.2018.280966110.1109/LED.2018.2809661 ↗
34. 10.3390/electronics901005710.3390/electronics9010057 ↗
35. 10.1109/LED.2016.252186310.1109/LED.2016.2521863 ↗
36. 10.1109/LED.2022.321117410.1109/LED.2022.3211174 ↗
37. 10.3390/biomimetics1005031810.3390/biomimetics10050318 ↗
38. S.‐T.Lee H.Kim J.‐H.Bae et al. “High‐Density and Highly‐Reliable Binary Neural Networks Using NAND Flash Memory Cells as Synaptic Devices ”IEEE International Electron Devices Meeting (IEDM)(IEEE 2019).10.1109/IEDM19573.2019.8993478 ↗
39. H.‐T.Lue P.‐K.Hsu M.‐L.Wei et al. “Optimal Design Methods to Transform 3D NAND Flash into a High‐Density High‐Bandwidth and Low‐Power Nonvolatile Computing in Memory (nvCIM) Accelerator for Deep‐Learning Neural Networks (DNN) ”IEEE International Electron Devices Meeting (IEDM)(IEEE 2019).10.1109/IEDM19573.2019.8993652 ↗
40. 10.1109/TVLSI.2018.288219410.1109/TVLSI.2018.2882194 ↗
41. 10.1109/TED.2022.320713010.1109/TED.2022.3207130 ↗
42. 10.1109/LED.2020.304810110.1109/LED.2020.3048101 ↗
43. 10.1039/D3NH00532A10.1039/D3NH00532A ↗
44. M.Oda K.Sakamawari S.Seno et al. “Superior Scalability of Advanced Horizontal Channel Flash for Future Generations of 3D Flash Memory ”IEEE International Electron Devices Meeting (IEDM)(IEEE 2024) 1–4.10.1109/IEDM50854.2024.10873519 ↗
45. 10.5573/JSTS.2024.24.4.32310.5573/JSTS.2024.24.4.323 ↗
46. 10.1109/TED.2016.252096510.1109/TED.2016.2520965 ↗
47. 10.1109/LED.2022.322932110.1109/LED.2022.3229321 ↗
48. 10.1109/ACCESS.2021.308031010.1109/ACCESS.2021.3080310 ↗
49. 10.1002/aisy.20200016110.1002/aisy.202000161 ↗
50. 10.1109/TCSI.2021.313973610.1109/TCSI.2021.3139736 ↗
51. 10.1109/LED.2020.302558710.1109/LED.2020.3025587 ↗
52. 10.1109/LED.2021.312596610.1109/LED.2021.3125966 ↗
53. 10.1016/j.sse.2024.10891710.1016/j.sse.2024.108917 ↗
54. 10.1109/TED.2022.320770710.1109/TED.2022.3207707 ↗
55. 10.1109/TED.2023.328782410.1109/TED.2023.3287824 ↗
56. 10.1002/advs.20220766110.1002/advs.202207661 ↗
57. 10.1109/LED.2024.340139910.1109/LED.2024.3401399 ↗
58. 10.1109/LED.2021.313957410.1109/LED.2021.3139574 ↗
59. H.‐T.Lue W.Chen H.‐S.Chang K.‐C.Wang andC.‐Y.Lu “A novel 3D AND‐type NVM Architecture Capable of High‐Density Low‐Power In‐Memory Sum‐of‐Product Computation for Artificial Intelligence Application ”IEEE Symposium on VLSI Technology(IEEE 2018) 177–178.10.1109/VLSIT.2018.8510688 ↗
60. 10.1109/TED.2021.308945010.1109/TED.2021.3089450 ↗
61. H.‐T.Lue G.‐R.Lee T.‐H.Yeh et al. “3D AND: A 3D Stackable Flash Memory Architecture to Realize High‐Density and Fast‐Read 3D NOR Flash and Storage‐Class Memory ”IEEE International Electron Devices Meeting (IEDM)(IEEE 2020).10.1109/IEDM13553.2020.9372101 ↗
62. 10.1109/LED.2024.340603310.1109/LED.2024.3406033 ↗
63. W.Shim H.Jiang X.Peng andS.Yu “Architectural Design of 3D NAND Flash Based Compute‐in‐Memory for Inference Engine ”International Symposium on Memory Systems (MEMSYS)(IEEE 2020) 77–85.10.1145/3422575.3422779 ↗
64. J.Yu H.Hwang H.Kim andW. Y.Choi “Vertically Stackable Memcapacitor Crossbar Array Based on NAND Flash Array Structure ”IEEE International Electron Devices Meeting (IEDM)(IEEE 2024) 1–4.10.1109/IEDM50854.2024.10873480 ↗
65. 10.1038/s41928-021-00649-y10.1038/s41928-021-00649-y ↗
66. 10.1002/advs.20230381710.1002/advs.202303817 ↗
67. 10.1109/TII.2025.357512110.1109/TII.2025.3575121 ↗
68. 10.1109/TED.2024.341828910.1109/TED.2024.3418289 ↗
69. 10.1002/aisy.20210025810.1002/aisy.202100258 ↗
70. 10.1109/LED.2023.331134410.1109/LED.2023.3311344 ↗
71. 10.1002/smll.20240861810.1002/smll.202408618 ↗
72. 10.1109/4.47570110.1109/4.475701 ↗
73. 10.1038/s41586-022-04992-810.1038/s41586-022-04992-8 ↗
74. Q.Liu B.Gao P.Yao et al. “A Fully Integrated Analog ReRAM Based 78.4 TOPS/W Compute‐in‐Memory Chip with Fully Parallel MAC Computing ”IEEE International Solid‐State Circuits Conference (ISSCC)(IEEE 2020) 500–502.10.1109/ISSCC19947.2020.9062953 ↗
75. 10.1109/JSSC.2022.316319710.1109/JSSC.2022.3163197 ↗
76. 10.1109/JSSC.2022.320051510.1109/JSSC.2022.3200515 ↗