journal article·2023-03-24Open access

A complementary low-Schottky-barrier S/D-based nanoscale dopingless bidirectional reconfigurable field effect transistor with an improved forward current

Xiaoshi Jin, Shouqiang Zhang, Chunrong Zhao, Meng Li, Xi Liu

Discover Nano· Volume 18· Issue 1

Abstract

Abstract In this paper, a nanoscale dopingless bidirectional RFET (BRFET) is proposed. Unlike conventional BRFETs, the proposed BRFET uses two different metal materials to form two different types of Schottky barriers on the interface between the S/D and silicon. For one of the two metal forms, the Schottky barrier height between the conduction band of the semiconductor and one of the two metal materials is lower than half of the energy band gap. The Schottky barrier height between the valence band of the semiconductor and the other kind of the two metal materials is lower than half of the energy band gap of the semiconductor. Therefore, a complementary low Schottky barrier (CLSB) is formed. Therefore, more carriers from the source electrode can easily flow into the semiconductor region through thermionic emission in both n-mode and p-mode compared to conventional BRFET operation, which generates carriers through the band-to-band tunneling effect. Therefore, a larger forward current can be achieved by the proposed CLSB-BRFET. The performance of the CLSB-BRFET is investigated by device simulation and compared with that of the BRFET. The working principle is interpreted through an analysis based on energy band theory. The output characteristics and reconfigurable function are also investigated and verified.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Nanowire Synthesis and Applications

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (15)

Show source-provided references
1. Heinzig A, Slesazeck S, Kreupl F, Mikolajick T, Weber WM. Reconfigurable silicon nanowire transistors. Nano Lett. 2012;12:119–24.10.1021/nl203094h ↗
2. Sun B, Richstein B, Liebisch P, Frahm T, Scholz S, Trommer J, Mikolajick T, Knoch J. On the operation-modes of dual-gate reconfigurable nanowire transistors. IEEE Trans Electron Devices. 2021;68:3684–9.10.1109/TED.2021.3081527 ↗
3. Zhang J, Tang X, Gaillardon PE, De Micheli G. Configurable circuits featuring dual-threshold-voltage design with three-independentgate silicon nanowire FETs. IEEE Trans Circ Syst I Regular Pap. 2014;61:2851–61.10.1109/TCSI.2014.2333675 ↗
4. Weber WM, Heinzig A, Trommer J, Grube M, Kreupl F, Mikolajick T. Reconfigurable nanowire electronics-enabling a single CMOS circuit technology. IEEE Trans Nanotechnol. 2014;13:1020–8.10.1109/TNANO.2014.2362112 ↗
5. Mikolajick T, Heinzig A, Trommer J, Baldauf T, Weber WM. The RFET—a reconfigurable nanowire transistor and its application to novel electronic circuits and systems. Semicond Sci Technol. 2017;32: 043001.10.1088/1361-6641/aa5581 ↗
6. Rai S, Trommer J, Raitza M, Mikolajick T, Weber WM, Kumar A. Designing efficient circuits based on runtime-reconfigurable field-effect transistors. IEEE Trans Very Large Scale Integr (VLSI) Syst. 2019;27:560–72.10.1109/TVLSI.2018.2884646 ↗
7. Galderisi G, Mikolajick T, Trommer J. Reconfigurable field effect transistors design solutions for delay-invariant logic gates. IEEE Embed Syst Lett. 2022;14:107–10.10.1109/LES.2022.3144010 ↗
8. Hauenstein RJ, Schlesinger TE, McGill TC. Schottky barrier height measurements of epitaxial NiSi2 on Si. Appl Phys Lett. 1985;47:853.10.1063/1.96007 ↗
9. Bashir F, Alharbi AG, Loan SA. Electrostatically doped DSL high Schottky barrier MOSFET on SOI for low power applications. IEEE J Electron Devices Soc. 2017;6:19–25.10.1109/JEDS.2017.2762902 ↗
10. Bashir F, Loan SA, Rafat M, Alamoud A, Abbasi SA. A high-performance source engineered charge plasma-based Schottky MOSFET on SOI. IEEE Trans Electron Devices. 2015;62(10):3357–64.10.1109/TED.2015.2464112 ↗
11. Kale S, Kondekar PN. Design and investigation of double gate high Schottky barrier MOSFET using gate engineering. Micro Nano Lett. 2015;10(12):707–11.10.1049/mnl.2015.0046 ↗
12. Jun M, Kim Y, Choi C, Kim T, Oh S, Jang M. Schottky barrier heights of n/p-type erbium-silicided schottky diodes. Microelectron Eng. 2008;85:1395–8.10.1016/j.mee.2007.12.019 ↗
13. Calvet LE, Luebben H, Reed MA, Wang C, Snyder JP, Tucker JR. Subthreshold and scaling of PtSi Schottky barrier MOSFETs. Superlattices Microstruct. 2000;28:501–6.10.1006/spmi.2000.0954 ↗
14. Chin VWL, Storey JWV, Green MA. P-type PtSi Schottky-diode barrier height determined from I–V measurement. Solid-State Electron. 1989;32:475–8.10.1016/0038-1101(89)90029-4 ↗
15. https://www.silvaco.com/products/tcad/device_simulation/device_simulation.html.