Design of a gate-all-around arch-shaped tunnel-field-effect-transistor-based capacitorless DRAM
Source abstract
Abstract
In this study, we designed and analyzed a single-transistor dynamic random-access memory (1 T-DRAM) based on an arch-shaped gate-all-around tunnel field-effect transistor (GAA ARCH-TFET), featuring an Si/SiGe heterostructure, for high-density memory applications. Unlike conventional 1 T-DRAM, which relies on the electric-field-driven movement of charge carriers through a channel for the read operation, the GAA ARCH-TFET 1 T-DRAM utilizes band-to-band tunneling. The GAA structure improves scalability, making it suitable for high-density memory applications. This capacitorless GAA ARCH-TFET 1 T-DRAM cell demonstrates both superior performance and low energy consumption. The arch-shaped design expands the tunneling area, while the Si/SiGe heterostructure forms a quantum well that further enhances memory performance. The effects of key parameters, including source height, channel height, and germanium composition, on device behavior are examined. Simulation results reveal that the GAA ARCH-TFET 1 T-DRAM achieves a high current ratio of read “1” to read “0” (108) and a retention time exceeding 1 s at 358 K. These characteristics suggest that the proposed device holds potential as a DRAM replacement in various applications.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Ferroelectric and Negative Capacitance Devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (42)
Show source-provided references
1. Kim SK, Popovici M. Future of dynamic random-access memory as main memory. MRS Bull. 2018;43(5):334–9.10.1557/mrs.2018.95 ↗
2. Hamamoto T, Sugiura S, Sawada S. On the retention time distribution of dynamic random access memory (DRAM). IEEE Trans Electron Devices.
3. Sim JH, Kim K. Source-bias dependent charge accumulation in P+-poly gate SOI dynamic random access memory cell transistors. Jpn J Appl Phys.
4. Park SK. Technology scaling challenge and future prospects of DRAM and NAND flash memory. IEEE Int Electron Devices Meet. 2015:15.10.1109/IMW.2015.7150307 ↗
5. Spessot A, Oh H. 1T–1C dynamic random access memory status, challenges, and prospects. IEEE Trans Electron Devices. 2020;67(4):1382–92.10.1109/TED.2020.2963911 ↗
6. Bae SJ, Lee SH, Park J, Kang GE, Heo JH, Jeon SR, Kim MS, Hong JW, Jang J, Bae JH, Lee SH, Kang IM. Simulation of capacitorless DRAM based on polycrystalline silicon with a vertical underlap structure and a separated channel layer. Jpn J Appl Phys.
7. Belmonte A, Oh H, Rassoul N, Donadio GL, Mitard J, Dekkers H, Delhougne R, Subhechha S, Chasin A, van Setten MJ, et al. Capacitor-less, long-retention (>400s) DRAM cell paving the way towards low-power and high-density monolithic 3D DRAM. IEEE Int Electron Devices Meet. 2020;28.2.10.1109/IEDM13553.2020.9371900 ↗
8. Lahgere A, Kumar MJ. 1-T capacitorless DRAM using bandgap-engineered silicon-germanium bipolar I-MOS. IEEE Trans Electron Devices. 2017;64(4):1583–90.10.1109/TED.2017.2669096 ↗
9. Kamal N, Kamal AK, Singh J. L-shaped tunnel field-effect transistor-based 1T DRAM with improved read current ratio, retention time, and sense margin. IEEE Trans Electron Devices. 2021;68(6):2705–11.10.1109/TED.2021.3074348 ↗
10. Zhang EX, Fleetwood DM, El-Mamouni F, Alles ML, Schrimpf RD, Xiong W, Hobbs C, Akarvardar K, Cristoloveanu S. Total ionizing dose effects on FinFET-based capacitor-less 1T-DRAMs. IEEE Trans Nucl Sci. 2010;57(6):3298–304.
11. Bawedin M, Cristoloveanu S, Flandre D. A capacitorless 1T-DRAM on SOI based on dynamic coupling and double-gate operation. IEEE Electron Device Lett. 2008;29(7):795–8.10.1109/LED.2008.2000601 ↗
12. Lee BH, Kang CJ, Lee JH, Yu SI, Lee KW, Park KC, Shim TE. A novel CMP method for cost-effective bonded SOI wafer fabrication. Proc IEEE Int SOI Conf. 1995;60–64.10.1109/SOI.1995.526460 ↗
13. Narang R, Saxena M, Gupta RS, Gupta M. Impact of temperature variations on the device and circuit performance of tunnel FET: a simulation study. IEEE Trans Nanotechnol. 2013;12(6):951–7.10.1109/TNANO.2013.2276401 ↗
14. Lu H, Seabaugh A. Tunnel field-effect transistors: state-of-the-art. IEEE J Electron Devices Soc. 2014;2(4):2168–6734. https://doi.org/10.1109/JEDS.2014.2326622.10.1109/JEDS.2014.2326622 ↗
15. Seo JH, Yoon YJ, Lee S, Lee JH, Cho S, Kang IM. Design and analysis of Si-based arch-shaped gate-all-around (GAA) tunneling field-effect transistor (TFET). Curr Appl Phys.
16. Seo JH, Yoon YJ, Jo YW, Son DH, Cho S, Kwon HI, Lee JH, Kang IM. Design optimization of InAs-based gate-all-around (GAA) arch-shaped tunneling field-effect transistor (TFET). J Nanosci Nanotechnol. 2016;16(10):10199–203.10.1166/jnn.2016.13127 ↗
17. Guerfi Y, Larrieu G. Vertical silicon nanowire field effect transistors with nanoscale gate-all-around. Nanoscale Res Lett. 2016;11:210.10.1186/s11671-016-1396-7 ↗
18. Song JY, Choi WY, Park JH, Lee JD, Park BG. Design optimization of gate-all-around (GAA) MOSFETs. IEEE Trans Nanotechnol. 2006;5(3):186–91.10.1109/TNANO.2006.869952 ↗
19. Smaani B, Latreche S, Iñiguez B. Compact drain-current model for undoped cylindrical surrounding-gate metal-oxide-semiconductor field effect transistors including short channel effects. J Appl Phys. 2013;114(22):224507.10.1063/1.4844395 ↗
20. Smaani B, Rahi SB, Labiod S. Analytical compact model of nanowire junctionless gate-all-around MOSFET implemented in Verilog-A for circuit simulation. SILICON. 2022;14:10967–76.10.1007/s12633-022-01847-9 ↗
21. Sentaurus User's Manual. Version -2021.06. Mountain View: Synopsys Inc.; 2021.
22. Cho AY. Recent developments in molecular beam epitaxy (MBE). J Vac Sci Technol. 1979;16(2):275–84.10.1116/1.569926 ↗
23. Wang JH, Wang T, Zhang JJ. Epitaxial growth of ordered in-plane Si and Ge nanowires on Si (001).
24. Hubert A, Bawedin M, Guegan G, Cristoloveanu S, Ernst T, Faynot O. Experimental comparison of programming mechanisms in 1T-DRAM cells with variable channel length. IEEE Electron Device Lett. 2010;31(8):150–2.
25. Kim MS, Lee SH, Park J, Kang GE, Heo JH, Jeon SR, Bae SJ, Hong JW, Jang J, Bae JH, Lee SH, Kang IM. Bulk fin-type field-effect transistor-based capacitorless dynamic random-access memory with strong resistance to geometrical variations. Jpn J Appl Phys. 2024;63(3):03SP40.10.35848/1347-4065/ad24a2 ↗
26. Yoon YJ, Lee JS, Kim DS, Lee SH, Kang IM. One-transistor dynamic random-access memory based on gate-all-around junction-less field-effect transistor with a Si/SiGe heterostructure. Electronics. 2020;9(12):2134.10.3390/electronics9122134 ↗
27. Wang PY, Tsui BY. SixGe1-x epitaxial tunnel layer structure for p-channel tunnel FET improvement. IEEE Trans Electron Devices. 2013;60(12):4098–104.10.1109/TED.2013.2287633 ↗
28. Yeo YC, Subramanian V, Kedzierski J, Xuan P, King T-J, Bokor J, Hu C. Nanoscale ultra-thin-body silicon-on-insulator P-MOSFET with a SiGe/Si heterostructure channel. IEEE Electron Device Lett. 2000;21(4):161–3.10.1109/55.830968 ↗
29. Ansari MHR, Navlakha N, Lee JY, Cho S. Double-gate junctionless 1T DRAM with physical barriers for retention improvement. IEEE Trans Electron Devices. 2020;67(4):1471–8.10.1109/TED.2020.2976638 ↗
30. Yu E, Cho S. A highly scalable and energy-efficient 1T DRAM embedding a SiGe quantum well structure for significant retention enhancement. IEEE Trans Electron Devices. 2018;65(4):1290–7.10.1109/TED.2018.2808764 ↗
31. Navarro C, Marquez C, Navarro S, Lozano C, Kwon S, Kim YT, Gamiz F. Simulation perspectives of sub-1V single-supply Z2-FET 1T-DRAM cells for low-power. IEEE Access. 2019;7:40279–84.10.1109/ACCESS.2019.2907151 ↗
32. Yoon YJ, Seo JH, Kang IM. Capacitorless one-transistor dynamic random-access memory based on asymmetric double-gate Ge/GaAs heterojunction tunneling field-effect transistor with n-doped boosting layer and drain-underlap structure. Jpn J Appl Phys. 2018;57:04FG03.10.7567/JJAP.57.04FG03 ↗
33. Nirala RK, Roy AS, Semwal S, Rai N, Kranti A. Architectural evaluation of programmable transistor-based capacitorless DRAM for high-speed system-on-chip applications. Jpn J Appl Phys. 2023;62:SC1040.10.35848/1347-4065/acb0db ↗
34. Navlakha N, Lin JT, Kranti A. Improved Retention Time in Twin Gate 1T DRAM With Tunneling Based Read Mechanism. IEEE Electron Device Lett. 2016;37(9):1127–30.10.1109/LED.2016.2593700 ↗
35. Navlakha N, Kranti A. Overcoming the drawback of lower sense margin in tunnel FET based dynamic memory along with enhanced charge retention and scalability. Nanotechnology. 2017;28(44):445203.10.1088/1361-6528/aa8805 ↗
36. Yu E, Cho S, Shin H, Park BG. A band-engineered one-transistor DRAM with improved data retention and power efficiency. IEEE Electron Device Lett. 2019;40(4):562–5.10.1109/LED.2019.2902334 ↗
37. Kwon S, Navarro C, Gamiz F, Galy P, Cristoloveanu S, Kim YT, Ahn J. Improved retention characteristics of Z2-FET employing half back-gate control. IEEE Trans Electron Devices. 2021;68(3):1041–4.10.1109/TED.2021.3053514 ↗
38. Lin JT, Lee WH, Lin PH, Haga SW, Chen YR, Kranti A. A new electron bridge channel 1T-DRAM employing underlap region charge storage. IEEE J Electron Devices Soc. 2017;5(1):59–63.10.1109/JEDS.2016.2633274 ↗
39. Seo JH, Yoon YJ, Yu E, Sun W, Shin H, Kang IM, Lee JH, Cho S. Fabrication and characterization of a thin-body poly-Si 1T DRAM With charge-trap effect. IEEE Electron Device Lett. 2019;40(4):566–9.10.1109/LED.2019.2901003 ↗
40. Ye H, Gomez J, Chakraborty W, Spetalnick S, Dutta S, Ni K, Raychowdhury A, Datta S. Double-Gate W-Doped Amorphous Indium Oxide Transistors for Monolithic 3D Capacitorless Gain Cell eDRAM. IEEE Int Electron Devices Meet. 2020;613–616.10.1109/IEDM13553.2020.9371981 ↗
41. Moon D-I, Kim J-Y, Moon J-B, Kim D-O, Choi Y-K. Evolution of Unified-RAM: 1T-DRAM and BE-SONOS built on a highly scaled vertical channel. IEEE Trans Electron Devices. 2014;61(1):60–5.10.1109/TED.2013.2292316 ↗
42. Cho HJ, Nemati F, Roy R, Gupta R, Yang K, Ershov M, Banna S, Tarabbia M, Salling C, Hayes D, Mittal A and Robins S A novel capacitor-less DRAM cell using thin capacitively-coupled thyristor (TCCT). IEEE International Electron Devices Meeting 2005; 459–62.10.1109/IEDM.2005.1609337 ↗