Enhancement noise margin and delay time performance of novel punch-through nMOS for single-carrier CMOS
Source abstract
Abstract
Abstract In this paper, we propose the use of punch-through nMOS (PTnMOS) as an alternative to pMOS in complementary metal oxide semiconductor (CMOS) circuits. According to the TCAD simulation results, PTnMOS exhibit sub-threshold characteristics similar to those of pMOS and can be formed by simply changing the doping concentration of the source and drain. Without the need for sizing, which solves the area occupation problem caused by the need to increase the width of pMOS due to insufficient hole mobility. In addition, we compose a PTnMOS and nMOS without sizing to form a single-carrier CMOS in which only electrons are transmitted, and We extract its performance for comparison with conventional CMOS (Wp/Wn = 1). The results indicate that single-carrier CMOS has symmetric noise margin and 29% faster delay time compared to conventional CMOS (Wp/Wn = 1). If III–V or II–VI group materials could be applied to single-carrier CMOS, not only could costs be reduced and wafer area occupancy minimized, but also significant improvements in the performance and bandwidth application of microwave circuits could be achieved.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Quantum and electron transport phenomena
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (25)
Show source-provided references
1. Wanlass F, Sah C. Nanowatt logic using field-effect metal-oxide semiconductor triodes. In: 1963 IEEE international solid-state circuits conference. Digest of technical papers, Philadelphia, PA, USA; 1963. pp. 32–33. https://doi.org/10.1109/ISSCC.1963.1157450.10.1109/ISSCC.1963.1157450 ↗
2. Taur Y, et al. CMOS scaling into the nanometer regime. Proc IEEE. 1997;85(4):486–504. https://doi.org/10.1109/5.573737.10.1109/5.573737 ↗
3. Kinugawa M, Kakumu M, Matsunaga J. Submicron 3D surface-orientation-optimized CMOS technology. In: 1986 symposium on VLSI Technology. Digest of technical papers, San Diego, CA, USA; 1986. pp. 17–18.
4. Goebel B, Schumann D, Bertagnolli E. Vertical N-channel MOSFETs for extremely high density memories: the impact of interface orientation on device performance. IEEE Trans Electron Devices. 2001;48(5):897–906. https://doi.org/10.1109/16.918237.10.1109/16.918237 ↗
5. Kinugawa M, Kakumu M, Usami T, Matsunaga J. Effects of silicon surface orientation on submicron CMOS devices. In: 1985 International electron devices meeting, Washington, DC, USA; 1985. pp. 581–584. https://doi.org/10.1109/IEDM.1985.191038.10.1109/IEDM.1985.191038 ↗
6. Ohmi T, Matsumoto K, Nakamura K, Makihara K, Takano J, Yamamoto K. Influence of silicon wafer surface orientation on very thin oxide quality. J Appl Phys. 1995;77(3):1159–64. https://doi.org/10.1063/1.358980.10.1063/1.358980 ↗
7. Toriumi A, et al. Opportunities and challenges for Ge CMOS—control of interfacing field on Ge is a key (Invited Paper). Microelectron Eng. 2009;86(7):1571–6. https://doi.org/10.1016/j.mee.2009.03.052.10.1016/j.mee.2009.03.052 ↗
8. Zimmerman P, et al. High performance Ge pMOS devices using a Si-compatible process flow. In: 2006 International electron devices meeting, San Francisco, CA, USA; 2006. pp. 1–4. https://doi.org/10.1109/IEDM.2006.346870.10.1109/IEDM.2006.346870 ↗
9. Hyun Lee C, Nishimura T, Tabata T, Zhao D, Nagashio K, Toriumi A. Characterization of electron mobility in ultrathin body germanium-on-insulator metal-insulator-semiconductor field-effect transistors. Appl Phys Lett. 2013;102(23):232107. https://doi.org/10.1063/1.4810002.10.1063/1.4810002 ↗
10. Yu X, Kang J, Takenaka M, Takagi S. Experimental study on carrier transport properties in extremely-thin body Ge-on-insulator (GOI) p-MOSFETs with GOI thickness down to 2 nm. In: 2015 IEEE international electron devices meeting (IEDM), Washington, DC, USA; 2015. pp. 2.2.1–2.2.4. https://doi.org/10.1109/IEDM.2015.7409611.10.1109/IEDM.2015.7409611 ↗
11. Flachowsky S, et al. Understanding strain-induced drive-current enhancement in strained-silicon n-MOSFET and p-MOSFET. IEEE Trans Electron Devices. 2010;57(6):1343–54. https://doi.org/10.1109/TED.2010.2046461.10.1109/TED.2010.2046461 ↗
12. Yang HS, et al. Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing. In: IEDM technical digest. IEEE international electron devices meeting, 2004., San Francisco, CA, USA; 2004. pp. 1075–1077. https://doi.org/10.1109/IEDM.2004.1419385.10.1109/IEDM.2004.1419385 ↗
13. Ghani T, et al. A 90 nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors. In: IEEE international electron devices meeting 2003, Washington, DC, USA; 2003. pp. 11.6.1–11.6.3. https://doi.org/10.1109/IEDM.2003.1269442.10.1109/IEDM.2003.1269442 ↗
14. Chen CH, et al. Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65nm high-performance strained-Si device application. In: Digest of technical papers. 2004 Symposium on VLSI Technology, 2004, Honolulu, HI, USA; 2004. pp. 56–57. https://doi.org/10.1109/VLSIT.2004.1345390.10.1109/VLSIT.2004.1345390 ↗
15. Auth C. 45 nm high-k + metal gate strain-enhanced CMOS transistors. In: 2008 IEEE custom integrated circuits conference, San Jose, CA, USA; 2008. pp. 379–386.https://doi.org/10.1109/CICC.2008.4672101.10.1109/CICC.2008.4672101 ↗
16. Lin JT, Haga S, Shih MT, Lin YH. A new low power unipolar CMOS. In: 2014 12th IEEE international conference on solid-state and integrated circuit technology (ICSICT), Guilin, China; 2014. pp. 1–4.https://doi.org/10.1109/ICSICT.2014.7021282.10.1109/ICSICT.2014.7021282 ↗
17. Lin CH, Lin JT, Chen HH, Eng YC, Wang SW. Unipolar CMOS inverter based on punch-through effect with two embedded oxide structure. In: 2011 IEEE international conference of electron devices and solid-state circuits, Tianjin, China; 2011. pp. 1–2. https://doi.org/10.1109/EDSSC.2011.6117607.10.1109/EDSSC.2011.6117607 ↗
18. Shin C, et al. Performance and area scaling benefits of FD-SOI technology for 6-T SRAM cells at the 22-nm node. IEEE Trans Electron Devices. 2010;57(6):1301–9. https://doi.org/10.1109/TED.2010.2046070.10.1109/TED.2010.2046070 ↗
19. Suryagandh SS, Garg M, Woo JCS. A device design methodology for sub-100-nm SOC applications using bulk and SOI MOSFETs. IEEE Trans Electron Devices. 2004;51(7):1122–8. https://doi.org/10.1109/TED.2004.829872.10.1109/TED.2004.829872 ↗
20. Kilchytska V, et al. Influence of device engineering on the analog and RF performances of SOI MOSFETs. IEEE Trans Electron Devices. 2003;50(3):577–88. https://doi.org/10.1109/TED.2003.810471.10.1109/TED.2003.810471 ↗
21. Hsu FC, Muller RS, Hu C, Ko PK. A simple punchthrough model for short-channel MOSFET’s. IEEE Trans Electron Devices. 1983;30(10):1354–9. https://doi.org/10.1109/T-ED.1983.21298.10.1109/T-ED.1983.21298 ↗
22. Carter R, et al. 22 nm FDSOI technology for emerging mobile, Internet-of-Things, and RF applications. In: 2016 IEEE international electron devices meeting (IEDM), San Francisco, CA, USA; 2016. pp. 2.2.1–2.2.4. https://doi.org/10.1109/IEDM.2016.7838029.10.1109/IEDM.2016.7838029 ↗
23. ATHENA User’s Manual. Device simulation software. Santa Clara: Silvaco International Inc.; 2023.
24. ATLAS User’s Manual. Device simulation software. Santa Clara: Silvaco International Inc.; 2023.
25. Sreenivasulu VB, Narendar V. Design insights of nanosheet FET and CMOS circuit applications at 5-nm technology node. IEEE Trans Electron Devices. 2022;69(8):4115–22. https://doi.org/10.1109/TED.2022.3181575.10.1109/TED.2022.3181575 ↗