Nanowire transistors without junctions
Source abstract
Abstract
All existing transistors are based on the use of semiconductor junctions formed by introducing dopant atoms into the semiconductor material. As the distance between junctions in modern devices drops below 10 nm, extraordinarily high doping concentration gradients become necessary. Because of the laws of diffusion and the statistical nature of the distribution of the doping atoms, such junctions represent an increasingly difficult fabrication challenge for the semiconductor industry. Here, we propose and demonstrate a new type of transistor in which there are no junctions and no doping concentration gradients. These devices have full CMOS functionality and are made using silicon nanowires. They have near-ideal subthreshold slope, extremely low leakage currents, and less degradation of mobility with gate voltage and temperature than classical transistors.
Source: europepmc · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Nanowire Synthesis and Applications · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (18)
Show source-provided references
1. Lilienfeld, J. E. Method and apparatus for controlling electric current. US patent 1,745,175 (1925).
2. Lilienfeld, J. E. Device for controlling electric current. US patent 1,900,018 (1928).
3. Weis, M. et al. Low power SRAM cell using vertical slit field effect transistor (VeSFET). ESSCIRC Fringe P6 (2008).
4. Sorée, B., Magnus, W. & Pourtois, G. Analytical and self-consistent quantum mechanical model for a surrounding gate MOS nanowire operated in JFET mode. J. Comput. Electron. 7, 380–383 (2008).10.1007/s10825-008-0217-3 ↗
5. Sorée, B. & Magnus, W. Silicon nanowire pinch-off FET: basic operation and analytical model. Ultimate Integration on Silicon Conference (ULIS) 18–20 Poster 249 (2009).
6. Lee, C. W. et al. Junctionless multigate field-effect transistor. Appl. Phys. Lett. 94, 053511 (2009).10.1063/1.3079411 ↗
7. Cui, Y., Zhong, Z., Wang, D., Wang, W. U. & Lieber, C. M. High performance silicon nanowire field effect transistors. Nano Lett. 3, 149–152 (2003).10.1021/nl025875l ↗
8. Shan, Y., Ashok, S. & Fonash, S. J. Unipolar accumulation-type transistor configuration implemented using Si nanowires. Appl. Phys. Lett. 91, 093518 (2007).10.1063/1.2778752 ↗
9. Lu, W., Xie, P. & Lieber, C. M. Nanowire transistor performance limits and applications. IEEE Trans. Electron Dev. 55, 2859–2876 (2008).10.1109/TED.2008.2005158 ↗
10. Xiang, J., Lu, W., Wu, Y., Yan, H. & Lieber, C. M. Ge/Si nanowire heterostructures as high-performance field-effect transistors. Nature 441, 489–493 (2006).10.1038/nature04796 ↗
11. Doyle, B. S. et al. High performance fully-depleted tri-gate CMOS transistors. IEEE Electron. Dev. Lett. 24, 263–265 (2003).10.1109/LED.2003.810888 ↗
12. Colinge, J. P. FinFETs and Other Multi-Gate Transistors (Springer, 2007).
13. Colinge, J. P. et al. Analytical model for the high-temperature behaviour of the subthreshold slope in MuGFETs. Microelectron. Eng. 86, 2067–2071 (2009).10.1016/j.mee.2009.01.061 ↗
14. Afzalian, A. et al. MultiGate SOI MOSFETs: accumulation-mode vs. enhancement-mode. IEEE 2008 Silicon Nanoelectronics Workshop P1–6 (2008).10.1109/SNW.2008.5418482 ↗
15. Jacoboni, C., Canali, C., Ottaviani, G. & Quaranta, A. A. A review of some charge transport properties of silicon. Solid-State Electron. 20, 77–89 (1977).10.1016/0038-1101(77)90054-5 ↗
16. Thompson, S. E. et al. A 90-nm logic technology featuring strained-silicon. IEEE Trans. Electron. Dev. 51, 1790–1797 (2004).10.1109/TED.2004.836648 ↗
17. Ramos, J. et al. Experimental evidence of short-channel electron mobility degradation caused by interface charges located at the gate-edge of triple-gate FinFETs. International Conference on Solid-State and Integrated Circuit Technology 72–74 (2006).10.1109/ICSICT.2006.306080 ↗
18. Weber, O. et al. High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding. Tech. Dig. IEDM 245–248 (2008).10.1109/IEDM.2008.4796663 ↗