Show source-provided references
6. Ye, H.; Gomez, J.; Chakraborty, W.; Spetalnick, S.; Dutta, S.; Ni, K.; Raychowdhury, A.; Datta, S. Double-Gate W-doped Amorphous Indium Oxide Transistors for Monolithic 3D Capacitorless Gain Cell eDRAM. In 2020 IEEE International Electron Devices Meeting (IEDM) ; IEEEpp 28–3, 2020.10.1109/IEDM13553.2020.9371981.
10.1109/IEDM13553.2020.9371981 ↗11. Han, J. W.; Park, S. H.; Jeong, M. Y.; Lee, K. S.; Kim, K. N.; Kim, H. J.; Shin, J. C.; Park, S. M.; Shin, S. H.; Park, S. W.; Lee, K. S.; Lee, J. H.; Kim, S. H.; Kim, B. C.; Jung, M. H.; Yoon, I. Y.; Kim, H.; Jang, S. U.; Park, K. J.; Kim, Y. K.; Kim, I. G.; Oh, J. H.; Han, S. Y.; Kim, B. S.; Kuh, B. J.; Park, J. M. Ongoing Evolution of DRAM Scaling via Third Dimension -Vertically Stacked DRAM. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) ; IEEE, 2023; pp 1–2.10.23919/VLSITechnologyandCir57934.2023.10185290.
10.23919/VLSITechnologyandCir57934.2023.10185290 ↗12. Belmonte, A.; Oh, H.; Rassoul, N.; Donadio, G. L.; Mitard, J.; Dekkers, H.; Delhougne, R.; Subhechha, S.; Chasin, A.; Setten, M. J.; Kljucar, L.; Mao, M.; Puliyalil, H.; Pak, M.; Teugels, L.; Tsvetanova, D.; Banerjee, K.; Souriau, L.; Tokei, Z.; Goux, L.; Kar, G. S. Capacitor-less, long-retention (>400 s) DRAM cell paving the way towards low-power and high-density monolithic 3D DRAM. In 2020 IEEE International Electron Devices Meeting (IEDM) ; IEEEpp 28–2, 2020 10.1109/IEDM13553.2020.9371900.
10.1109/IEDM13553.2020.9371900 ↗15. Liu, M.; Li, Z.; Lu, W.; Chen, K.; Niu, J.; Liao, F.; Wu, Z.; Lu, C.; Li, W.; Geng, D.; Lu, N.; Dou, C.; Yang, G.; Li, L.; Liu, M. First Demonstration of Monolithic Three-Dimensional Integration of Ultra-High-Density Hybrid IGZO/Si SRAM and IGZO 2T0C DRAM Achieving Record-Low Latency (<10ns), Record-Low Energy (<10fJ) of Data Transfer and Ultra-Long Data Retention (>5000s). In 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) ; IEEE, 2024; pp 1–2.10.1109/VLSITechnologyandCir46783.2024.10631551.
10.1109/VLSITechnologyandCir46783.2024.10631551 ↗16. Ha, D.; Lee, Y.; Yoo, S.; Lee, W.; Cho, M. H.; Yoo, K.; Lee, S. M.; Lee, S.; Terai, M.; Lee, T. H.; Bae, J. H.; Moon, K. J.; Sung, C.; Hong, M.; Cho, D. G.; Lee, K.; Park, S. W.; Park, K.; Kuh, B. J.; Hyun, S.; Ahn, S. J.; Song, J. H. Exploring Innovative IGZO-Channel Based DRAM Cell Architectures and Key Technologies for Sub-10nm Node. In 2024 IEEE International Memory Workshop (IMW) ; IEEEpp 1–4, 2024.10.1109/IMW59701.2024.10536968.
10.1109/IMW59701.2024.10536968 ↗18. Zhang, J.; Zhang, Z.; Zheng, D.; Lin, Z.; Charnas, A.; Ye, P. D. Effect of Ga-doping on atomic-layer-deposited ultrathin InGaO thin film transistors with BEOL-compatibility. In 2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT) ; IEEE, 2023; pp 1–2.10.1109/VLSI-TSA/VLSI-DAT57221.2023.10133982.
10.1109/VLSI-TSA/VLSI-DAT57221.2023.10133982 ↗