Bioinspired Tripartite Synaptor with Conjoined Twin Transistors for Homeostasis in Neuromorphic Hardware
Source abstract
Abstract
As researchers seek to employ neuromorphic computing to overcome the limitations of conventional von Neumann architecture, mimicking the biological properties of neural systems has become increasingly critical. In tripartite synapses, astrocytes modulate synaptic activity and maintain homeostasis, thereby enabling more robust and adaptive neural systems. Inspired by biological tripartite synapses, we present an artificial tripartite synaptic transistor (synaptor) that integrates both synaptic and homeostatic functionalities within a single, CMOS-compatible device. The tripartite synaptor, with a split-gate silicon-oxide-nitride-oxide-silicon (SONOS) structure, uses two independently addressable gates: the primary gate controls synaptic weight via charge trapping/detrapping for weight updates, while the secondary gate modulates transmission current for homeostasis. The proposed tripartite synaptor demonstrates not only long-term retention and distinct potentiation and depression characteristics using the primary gate, but also dynamic conductance regulation using the secondary gate. The tripartite synaptor achieves higher accuracy than conventional bipartite synapse-based systems when applied to neural networks to classify grayscale handwritten digits and real-world RGB images. This work provides a scalable hardware platform for reliable neuromorphic computing with homeostasis.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Neural Networks and Reservoir Computing
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea
Graduate School of Semiconductor Technology, KAIST, 291 Daehak-ro,Yuseong-gu, Daejeon 34141, Republic of Korea
Funding
IC Design Education Center · National Research Foundation of Korea
References (27)
Show source-provided references
1. 10.3389/fnins.2015.0014110.3389/fnins.2015.00141 ↗
2. 10.1038/s43588-022-00223-210.1038/s43588-022-00223-2 ↗
3. 10.1038/s41928-020-0435-710.1038/s41928-020-0435-7 ↗
4. 10.1002/smll.20190069510.1002/smll.201900695 ↗
5. 10.1016/j.vlsi.2017.10.00910.1016/j.vlsi.2017.10.009 ↗
6. 10.1038/nmat475610.1038/nmat4756 ↗
7. 10.1016/j.pneurobio.2010.04.00610.1016/j.pneurobio.2010.04.006 ↗
8. 10.1016/j.neuropharm.2010.01.00810.1016/j.neuropharm.2010.01.008 ↗
9. 10.1016/j.molmed.2006.12.00510.1016/j.molmed.2006.12.005 ↗
10. 10.1088/1478-3975/4/1/00110.1088/1478-3975/4/1/001 ↗
11. 10.1109/LED.2024.345681610.1109/LED.2024.3456816 ↗
12. 10.1109/TCSI.2017.272676310.1109/TCSI.2017.2726763 ↗
13. 10.3389/fnins.2021.70905310.3389/fnins.2021.709053 ↗
14. 10.1109/TBCAS.2015.241758010.1109/TBCAS.2015.2417580 ↗
15. 10.1109/LED.2023.324997210.1109/LED.2023.3249972 ↗
16. 10.1039/C9NR07941F10.1039/C9NR07941F ↗
17. 10.1109/TED.2024.345677510.1109/TED.2024.3456775 ↗
18. 10.1109/TED.2024.346918110.1109/TED.2024.3469181 ↗
19. 10.1166/jnn.2019.1700410.1166/jnn.2019.17004 ↗
20. Sugizaki, T.; Kobayashi, M.; Ishidao, M.; Minakata, H.; Yamaguchi, M.; Tamura, Y.; Sugiyama, Y.; Nakanishi, T.; Tanaka, H. Novel Multi-Bit SONOS Type Flash Memory Using a High-k Charge Trapping Layer ; 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Catal. No.03CH37407); IEEE, 2003; pp 27–28.10.1109/VLSIT.2003.1221069 ↗
21. 10.1016/j.mee.2008.08.00710.1016/j.mee.2008.08.007 ↗
22. 10.1021/acsnano.4c1814510.1021/acsnano.4c18145 ↗
23. 10.1002/adfm.20220410210.1002/adfm.202204102 ↗
24. 10.1002/advs.20230238010.1002/advs.202302380 ↗
25. Beohar, D.; Rasool, A. Handwritten Digit Recognition of MNIST Dataset Using Deep Learning State-of-the-Art Artificial Neural Network (ANN) and Convolutional Neural Network (CNN) ; 2021 International Conference on Emerging Smart Computing and Informatics (ESCI); IEEE, 2021; pp 542–548.10.1109/ESCI50559.2021.9396870 ↗
26. 10.1088/1361-6463/aabe7010.1088/1361-6463/aabe70 ↗
27. Jerry, M.; Chen, P.Y.; Zhang, J.; Sharma, P.; Ni, K.; Yu, S.; Datta, S. Ferroelectric FET Analog Synapse for Acceleration of Deep Neural Network Training ; 2017 IEEE International Electron Devices Meeting (IEDM); IEEE, 2017.10.1109/IEDM.2017.8268338 ↗