Overcoming Ambient Drift and Negative-Bias Temperature Instability in Foundry Carbon Nanotube Transistors
Source abstract
Abstract
High Resolution Image Download MS PowerPoint Slide Carbon nanotube field-effect transistors (CNFETs) are promising candidates for back-end-of-line logic integration as a complementary path for continued electronic scaling. However, overcoming CNFET ambient drift (i.e., air stability) and reliability is underexplored. Here, we demonstrate that silicon nitride encapsulation limits ambient atmosphere-induced threshold voltage shift (∼8× reduction of median Δ V T over 90 days). With stabilized nitride-encapsulated CNFETs, we characterize CNFET negative bias temperature instability (NBTI) with both DC and AC stress across the electric field, temperature, gate oxide thickness, and stress frequency. AC pulsed operation significantly improves CNFET NBTI vs DC operation across a wide frequency range of 1 kHz–10 MHz. A 20% duty cycle AC operation at 10 MHz could extend the NBTI time to failure by > 10 4 × vs DC for a target |Δ V T | tolerance ≤100 mV with a gate bias V GS,Stress = −1.2 V at 125 °C. This work improves our understanding of overcoming ambient drift and BTI reliability in CNFETs.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Carbon Nanotubes in Composites
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Electrical Engineering and Computer Science
Massachusetts Institute of Technology
Department of Electrical Engineering
Stanford University
Department of Electrical and Computer Engineering
Carnegie Mellon University
Analog Devices
Funding
National Science Foundation Graduate Research Fellowship Program · Defense Sciences Office, DARPA · U.S. Department of Defense · Analog Devices · National Science Foundation
References (37)
Show source-provided references
1. Srimani, T.; Radway, R. M.; Kim, J.; Prabhu, K.; Rich, D.; Gilardi, C.; Raina, P.; Shulaker, M.; Lim, S. K.; Mitra, S. Ultra-Dense 3D Physical Design Unlocks New Architectural Design Points with Large Benefits. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE); IEEE; Antwerp, Belgium, 2023, pp 1–6.10.23919/DATE56975.2023.10137051.10.23919/DATE56975.2023.10137051 ↗
2. Srimani, T.; Bechdolt, A.; Choi, S.; Gilardi, C.; Kasperovich, A.; Li, S.; Lin, Q.; Malakoutian, M.; McEwen, P.; Radway, R. M.; Rich, D.; Yu, A. C.; Fuller, S.; Achour, S.; Chowdhury, S.; Wong, H.S. P.; Shulaker, M.; Mitra, S. N3XT 3D Technology Foundations and Their Lab-to-Fab: Omni 3D Logic, Logic+Memory Ultra-Dense 3D, 3D Thermal Scaffolding. In 2023 International Electron Devices Meeting (IEDM); IEEE: San Francisco, CA, USA, 2023, pp 1–4.10.1109/IEDM45741.2023.10413794.10.1109/IEDM45741.2023.10413794 ↗
3. 10.1002/aelm.20210137710.1002/aelm.202101377 ↗
4. 10.1021/acsnano.8b0420810.1021/acsnano.8b04208 ↗
5. 10.1109/LED.2022.314493610.1109/LED.2022.3144936 ↗
6. Srimani, T.; Hills, G.; Bishop, M.; Lau, C.; Kanhaiya, P.; Ho, R.; Amer, A.; Chao, M.; Yu, A.; Wright, A.; Ratkovich, A.; Aguilar, D.; Bramer, A.; Cecman, C.; Chov, A.; Clark, G.; Michaelson, G.; Johnson, M.; Kelley, K.; Manos, P.; Mi, K.; Suriono, U.; Vuntangboon, S.; Xue, H.; Humes, J.; Soares, S.; Jones, B.; Burack, S.; Arvind, A.; Chandrakasan, A.; Ferguson, B.; Nelson, M.; Shulaker, M. M. Heterogeneous Integration of BEOL Logic and Memory in a Commercial Foundry: Multi-Tier Complementary Carbon Nanotube Logic and Resistive RAM at a 130 Nm Node. In 2020 IEEE Symposium on VLSI Technology; IEEE: Honolulu, HI, USA, 2020; pp 1–2. DOI: 10.1109/VLSITechnology18217.2020.9265083.10.1109/VLSITechnology18217.2020.9265083 ↗
7. Srimani, T.; Yu, A. C.; Radway, R. M.; Rich, D. T.; Nelson, M.; Wong, S.; Murphy, D.; Fuller, S.; Hills, G.; Mitra, S.; Shulaker, M. M. Foundry Monolithic 3D BEOL Transistor + Memory Stack: Iso-Performance and Iso-Footprint BEOL Carbon Nanotube FET+RRAM vs. FEOL Silicon FET+RRAM 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023, pp 1–2.10.23919/VLSITechnologyandCir57934.2023.10185414.10.23919/VLSITechnologyandCir57934.2023.10185414 ↗
8. 10.1038/s41928-020-0419-710.1038/s41928-020-0419-7 ↗
9. 10.1038/s41586-019-1493-810.1038/s41586-019-1493-8 ↗
10. 10.1109/TED.2019.294553310.1109/TED.2019.2945533 ↗
11. 10.1109/TNANO.2018.287184110.1109/TNANO.2018.2871841 ↗
12. 10.1021/nl025923210.1021/nl0259232 ↗
13. 10.1021/jp074692q10.1021/jp074692q ↗
14. 10.1088/0957-4484/21/8/08570210.1088/0957-4484/21/8/085702 ↗
15. 10.1021/acsnano.6b0079210.1021/acsnano.6b00792 ↗
16. 10.1021/acsnano.7b0116410.1021/acsnano.7b01164 ↗
17. 10.1002/aelm.20160048310.1002/aelm.201600483 ↗
18. Lau, C. A Manufacturing Methodology for Carbon Nanotube-Based Digital Systems: From Devices, to Doping, to System Demonstrations. Ph. D. Thesis, Massachusetts Institute of Technology, 2022. https://dspace.mit.edu/handle/1721.1/143373.
19. 10.1109/TDMR.2023.332215710.1109/TDMR.2023.3322157 ↗
20. 10.1021/acs.nanolett.8b0398610.1021/acs.nanolett.8b03986 ↗
21. 10.1002/aelm.20240046410.1002/aelm.202400464 ↗
22. 10.1109/TDMR.2007.91138510.1109/TDMR.2007.911385 ↗
23. 10.1109/TDMR.2007.91227310.1109/TDMR.2007.912273 ↗
24. 10.1109/TDMR.2008.200235310.1109/TDMR.2008.2002353 ↗
25. 10.1109/TED.2012.219949610.1109/TED.2012.2199496 ↗
26. 10.1109/TDMR.2009.201695410.1109/TDMR.2009.2016954 ↗
27. Srimani, T.; Yu, A. C.; Benton, B.; Nelson, M.; Shulaker, M. M. Lift-off-Free Complementary Carbon Nanotube FETs Fabricated With Conventional Processing in a Silicon Foundry. In 2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA); IEEE: Hsinchu, Taiwan, 2022, pp 1–2.10.1109/VLSI-TSA54299.2022.9771013.10.1109/VLSI-TSA54299.2022.9771013 ↗
28. 10.1016/j.microrel.2006.10.00610.1016/j.microrel.2006.10.006 ↗
29. Tewksbury, T. L. Relaxation Effects in MOS Devices Due to Tunnel Exchange with Near-Interface Oxide Traps. Ph. D. Thesis, Massachusetts Institute of Technology, 1992. https://dspace.mit.edu/handle/1721.1/13238.
30. Li, S.; Chao, T.A.; Gilardi, C.; Safron, N.; Su, S.K.; Zeevi, G.; Bechdolt, A. D.; Passlack, M.; Oberoi, A.; Lin, Q.; Zhang, Z.; Wang, K.; Kashyap, H.; Liew, S.L.; Hou, V. D.H.; Kummel, A.; Radu, L.; Pitner, G.; Wong, H.S. P.; Mitra, S. High-Performance and Low Parasitic Capacitance CNT MOSFET: 1.2 mA/Μm at V DS of 0.75 V by Self-Aligned Doping in Sub-20 Nm Spacer. In 2023 International Electron Devices Meeting (IEDM); IEEE: San Francisco, CA, USA, 2023, pp 1–4.10.1109/IEDM45741.2023.10413827.10.1109/IEDM45741.2023.10413827 ↗
31. 10.1109/5.1632810.1109/5.16328 ↗
32. 10.1149/1.240801610.1149/1.2408016 ↗
33. Mukhopadhyay, S.; Joshi, K.; Chaudhary, V.; Goel, N.; De, S.; Pandey, R. K.; Murali, K. V. R. M.; Mahapatra, S. Trap Generation in IL and HK Layers during BTI/TDDB Stress in Scaled HKMG N and P MOSFETs. In 2014 IEEE International Reliability Physics Symposium; IEEE: Waikoloa, HI, 2014; p GD.3.1-GD.3.11.10.1109/IRPS.2014.6861146.10.1109/IRPS.2014.6861146 ↗
34. Degraeve, R.; Aoulaiche, M.; Kaczer, B.; Roussel, Ph.; Kauerauf, T.; Sahhaf, S.; Groeseneken, G. Review of Reliability Issues in High-k/Metal Gate Stacks. In 2008 15th International Symposium on the Physical and Failure Analysis of Integrated Circuits; IEEE, 2008, pp 1–6. singapore.10.1109/IPFA.2008.4588195.10.1109/IPFA.2008.4588195 ↗
35. Kaczer, B.; Grasser, T.; Roussel, J.; Martin-Martinez, J.; O’Connor, R.; O’Sullivan, B. J.; Groeseneken, G. Ubiquitous Relaxation in BTI Stressing─New Evaluation and Insights. In 2008 IEEE International Reliability Physics Symposium; IEEE: Phoenix, AZ, 2008, pp 20–27.10.1109/RELPHY.2008.4558858.10.1109/RELPHY.2008.4558858 ↗
36. Grasser, T.; Gös, W.; Sverdlov, V.; Kaczer, B. The Universality of NBTI Relaxation and Its Implications for Modeling and Characterization. In 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual; IEEE: Phoenix, AZ, USA, 2007, pp 268–280.10.1109/RELPHY.2007.369904.10.1109/RELPHY.2007.369904 ↗
37. Tsai, Y. S.; Jha, N. K.; Lee, Y.H.; Ranjan, R.; Wang, W.; Shih, J. R.; Chen, M. J.; Lee, J. H.; Wu, K. Prediction of NBTI Degradation for Circuit under AC Operation. In 2010 IEEE International Reliability Physics Symposium, 2010, pp 665–669. IEEE: Garden Grove (Anaheim), CA, USA.10.1109/IRPS.2010.5488752.10.1109/IRPS.2010.5488752 ↗