Electrostatically Controllable Channel Thickness and Tunable Low-Frequency Noise Characteristics of Double-Gated Multilayer MoS2 Field-Effect Transistors with h-BN Dielectric
Source abstract
Abstract
Two-dimensional transition-metal dichalcogenide (TMD) materials have attracted increasing attention in efforts to overcome fundamental issues faced by the complementary metal-oxide-semiconductor industry. Multilayer TMD materials such as MoS2 can be used for high-performance transistor-based applications; the drive currents are high and the materials handle low-frequency (LF) noise well. We fabricated double-gated multilayer MoS2 transistors using the h-BN dielectric for the top gate and silicon dioxide for the bottom gate. We systemically investigated the bottom gate voltage (Vb)-controlled electrical characteristics and the top/bottom interface-coupling effects. The effective thickness of the MoS2 channel (tMoS2_eff) was well modulated by Vb, and tMoS2_eff reduction by negative Vb dramatically improved the Ion/Ioff ratio. Numerical simulation and analytical modeling with a variation of the depletion depth under different bias conditions verified the experimental results. We were also the first to observe Vb-tuned LF noise characteristics. Here, we discuss the Vb-affected series resistance and carrier mobility in detail. Our findings greatly enhance the understanding of how double-gated multilayer MoS2 transistors operate and will facilitate performance optimization in the real world.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: 2D Materials and Applications · Graphene research and applications · Ferroelectric and Negative Capacitance Devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Institute of Advanced Composite Materials, Korea Institute of Science and Technology, Joellabuk-do 55324, South Korea
Division of Nano and Information Technology, KIST School University of Science and Technology (UST), Jeonbuk 55324, South Korea
Funding
National Research Foundation of Korea · Korea Institute of Science and Technology
References (45)
Show source-provided references
1. Hoefflinger B. · 2020 · 910.1007/978-3-030-18338-7_2 ↗
2. 10.1038/s41928-018-0117-x10.1038/s41928-018-0117-x ↗
3. 10.1038/s41928-018-0150-910.1038/s41928-018-0150-9 ↗
4. Deleonibus, S. Emerging Devices for Low-power and High-performance Nanosystems: Physics, Novel Functions, and Data Processing; CRC Press, 2018; pp 2–72.10.1201/9780429458736 ↗
5. Streetman, B. G.; Banerjee, S. Solid State Electronic Devices; Pearson/Prentice Hall Upper Saddle River, 2006; Vol. 10, pp 239–319.
6. 10.1016/j.sse.2019.10773610.1016/j.sse.2019.107736 ↗
7. 10.7567/1347-4065/ab027710.7567/1347-4065/ab0277 ↗
8. Sze, S. M.; Li, Y.; Ng, K. K. Physics of Semiconductor Devices; John Wiley & Sons, 2021; pp 293–373.
9. Cristoloveanu, S. Fully Depleted Silicon-on-Insulators: Nanodevices, Mechanisms and Characterization; Elsevier, 2021; pp 71–114.10.1016/B978-0-12-819643-4.00008-2 ↗
10. Veloso, A.; Hellings, G.; Cho, M. J.; Simoen, E.; Devriendt, K.; Paraschiv, V.; Vecchio, E.; Tao, Z.; Versluijs, J.; Souriau, L. Gate-all-around NWFETs vs. Triple-gate FinFETs: Junctionless vs. Extensionless and Conventional Junction Devices with Controlled EWF Modulation for Multi-VT CMOS. 2015 Symposium on VLSI Technology (VLSI Technology), IEEE, 2015; pp T138–T139.10.1109/VLSIT.2015.7223652 ↗
11. 10.1088/1361-648x/aad7c710.1088/1361-648x/aad7c7 ↗
12. 10.1038/nnano.2012.19310.1038/nnano.2012.193 ↗
13. 10.1088/2053-1583/ab626710.1088/2053-1583/ab6267 ↗
14. 10.1002/adfm.20190248310.1002/adfm.201902483 ↗
15. 10.1021/nl303583v10.1021/nl303583v ↗
16. 10.1088/0957-4484/27/16/16520310.1088/0957-4484/27/16/165203 ↗
17. 10.1109/ted.2018.283634510.1109/ted.2018.2836345 ↗
18. 10.1038/srep2961510.1038/srep29615 ↗
19. 10.1016/j.mee.2007.04.03810.1016/j.mee.2007.04.038 ↗
20. Rudenko T. · 2011 · 32310.1007/978-3-642-15868-1_18 ↗
21. 10.1063/1.502710210.1063/1.5027102 ↗
22. 10.1021/acsnano.5b0134110.1021/acsnano.5b01341 ↗
23. 10.1021/acsnano.7b0481310.1021/acsnano.7b04813 ↗
24. 10.1038/nnano.2010.27910.1038/nnano.2010.279 ↗
25. 10.1038/nnano.2010.1510.1038/nnano.2010.15 ↗
26. 10.1038/nnano.2010.3810.1038/nnano.2010.38 ↗
27. 10.1038/s41699-018-0050-x10.1038/s41699-018-0050-x ↗
28. 10.1021/nn403738b10.1021/nn403738b ↗
29. Najmzadeh, M.; Duarte, J.; Khandelwal, S.; Zeng, Y.; Hu, C. 2D MOSFET Operation of a Fully-depleted Bulk MoS2 at Quasi-flatband Back-gate. 2015 73rd Annual Device Research Conference (DRC); IEEE, 2015; pp 135–136.10.1109/DRC.2015.7175592 ↗
30. 10.1109/led.2011.215897810.1109/led.2011.2158978 ↗
31. 10.1016/s0167-9317(97)00166-410.1016/s0167-9317(97)00166-4 ↗
32. 10.1016/0038-1101(89)90149-410.1016/0038-1101(89)90149-4 ↗
33. 10.1063/1.329901410.1063/1.3299014 ↗
34. 10.1109/led.2007.90395510.1109/led.2007.903955 ↗
35. 10.1002/smll.20210094010.1002/smll.202100940 ↗
36. 10.1049/el:1988036910.1049/el:19880369 ↗
37. Mouis M. · 2013 · 47510.1002/9781118621523.ch14 ↗
38. Grasser, T. Noise in Nanoscale Semiconductor Devices; Springer Nature, 2020; pp 1–31.10.1007/978-3-030-37500-3 ↗
39. Haartman, M. v. Östling, M. Low-frequency Noise in Advanced MOS Devices; Springer Science & Business Media, 2007; pp 53–102.10.1007/978-1-4020-5910-0_3 ↗
40. 10.1016/j.sse.2012.12.00310.1016/j.sse.2012.12.003 ↗
41. 10.1088/2053-1583/3/3/03500410.1088/2053-1583/3/3/035004 ↗
42. 10.1088/2399-1984/aafc3a10.1088/2399-1984/aafc3a ↗
43. 10.1109/led.2017.277183210.1109/led.2017.2771832 ↗
44. Theodorou, C. G.; Ioannidis, E. G.; Haendler, S.; Planes, N.; Arnaud, F.; Jomaah, J.; Dimitriadis, C. A.; Ghibaudo, G. Impact of Front-back Gate Coupling on Low Frequency Noise in 28 nm FDSOI MOSFETs. 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC); IEEE, 2012; pp 334–337.10.1109/ESSDERC.2012.6343401 ↗
45. 10.1016/j.jsamd.2021.01.00510.1016/j.jsamd.2021.01.005 ↗