journal article·2024-03-20

Unfolding an Elusive Area-Selective Deposition Process: Atomic Layer Deposition of TiO2 and TiON on SiN vs SiO2

Alfredo Mameli, Kanda Tapily, Jie Shen, Fred Roozeboom, Mengcheng Lu, David O’Meara, Scott P. Semproni, Jiun-Ruey Chen, Robert Clark, Gert Leusink, Scott Clendenning

ACS Applied Materials & Interfaces· Volume 16· Issue 11
Publisher page

Abstract

Area-selective atomic layer deposition (AS-ALD) processes for TiO 2 and TiON on SiN as the growth area vs SiO 2 as the nongrowth area are demonstrated on patterns created by state-of-the-art 300 mm semiconductor wafer fabrication. The processes consist of an in situ CF 4 /N 2 plasma etching step that has the dual role of removing the SiN native oxide and passivating the SiO 2 surface with fluorinated species, thus rendering the latter surface less reactive toward titanium tetrachloride (TiCl 4 ) precursor. Additionally, (dimethylamino)trimethylsilane was employed as a small molecule inhibitor (SMI) to further enhance the selectivity. Virtually perfect selectivity was obtained when combining the deposition process with intermittent CF 4 /N 2 plasma-based back-etching steps, as demonstrated by scanning and transmission electron microscopy inspections. Application-compatible thicknesses of ∼8 and ∼5 nm were obtained for thermal ALD of TiO 2 and plasma ALD of TiON.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and devices · Electronic and Structural Properties of Oxides · Advanced Memory and Neural Computing

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

TNO-Holst Centre, High Tech Campus 31, 5656 AE Eindhoven, The Netherlands

TEL Technology Center, America, LLC, Albany, New York 12203, United States

University of Twente, PO Box 217, 7500 AE Enschede, The Netherlands

Intel Corporation, Hillsboro, Oregon 97124-6497, United States

Tokyo Electron America, Albany, New York 12203, United States

Funding

Semiconductor Research Corporation

References (33)

Show source-provided references
1. 10.1038/s41467-022-35428-610.1038/s41467-022-35428-6 ↗
2. 10.1021/acs.chemmater.0c0072210.1021/acs.chemmater.0c00722 ↗
3. 10.1109/IEDM19574.2021.972060010.1109/IEDM19574.2021.9720600 ↗
4. 10.1109/IITC-AMC.2017.796895810.1109/IITC-AMC.2017.7968958 ↗
5. 10.1116/1.362556410.1116/1.3625564 ↗
6. 10.1016/j.mattod.2014.04.02610.1016/j.mattod.2014.04.026 ↗
7. 10.1149/1.183873810.1149/1.1838738 ↗
8. 10.1021/acs.chemmater.6b0446910.1021/acs.chemmater.6b04469 ↗
9. 10.1116/6.000049710.1116/6.0000497 ↗
10. 10.1116/1.493848110.1116/1.4938481 ↗
11. 10.1021/acs.chemmater.5b0331910.1021/acs.chemmater.5b03319 ↗
12. 10.1021/acs.accounts.3c0022110.1021/acs.accounts.3c00221 ↗
13. 10.1021/acsami.7b0781110.1021/acsami.7b07811 ↗
14. 10.1021/acs.jpcc.9b1127010.1021/acs.jpcc.9b11270 ↗
15. 10.1021/acs.chemmater.8b0492610.1021/acs.chemmater.8b04926 ↗
16. 10.1116/6.000144910.1116/6.0001449 ↗
17. 10.1016/0166-6622(92)80238-W10.1016/0166-6622(92)80238-W ↗
18. 10.1002/adma.20230120410.1002/adma.202301204 ↗
19. 10.1021/acsnano.7b0470110.1021/acsnano.7b04701 ↗
20. 10.1002/1096-9918(200006)29:6<403::AID-SIA884>3.0.CO;2-810.1002/1096-9918(200006)29:6<403::AID-SIA884>3.0.CO;2-8 ↗
21. 10.3938/jkps.56.10410.3938/jkps.56.104 ↗
22. 10.1116/1.484357510.1116/1.4843575 ↗
23. 10.1116/6.000039510.1116/6.0000395 ↗
24. 10.1021/acsami.6b1288010.1021/acsami.6b12880 ↗
25. 10.1002/advs.20230043310.1002/advs.202300433 ↗
26. 10.1021/acs.chemmater.8b0277410.1021/acs.chemmater.8b02774 ↗
27. 10.1149/2.002405jss10.1149/2.002405jss ↗
28. 10.3897/aldj.1.10165110.3897/aldj.1.101651 ↗
29. 10.1007/s11090-020-10079-x10.1007/s11090-020-10079-x ↗
30. 10.1039/D0NR08921D10.1039/D0NR08921D ↗
31. 10.1063/1.492636610.1063/1.4926366 ↗
32. 10.1021/acsami.5b0683310.1021/acsami.5b06833 ↗
33. 10.1021/cm00034a00410.1021/cm00034a004 ↗