Novel Conductive Filament Metal–Interlayer–Semiconductor Contact Structure for Ultralow Contact Resistance Achievement
Source abstract
Abstract
In the post-Moore era, it is well-known that contact resistance has been a critical issue in determining the performance of complementary metal-oxide-semiconductor (CMOS) reaching physical limits. Conventional Ohmic contact techniques, however, have hindered rather than helped the development of CMOS technology reaching its limits of scaling. Here, a novel conductive filament metal-interlayer-semiconductor (CF-MIS) contact-which achieves ultralow contact resistance by generating CFs and lowering Schottky barrier height (SBH)-is investigated for potential applications in various nanodevices in lieu of conventional Ohmic contacts. This universal and innovative technique, CF-MIS contact, forming the CFs to provide a quantity of electron paths as well as tuning SBH of semiconductor is first introduced. The proposed CF-MIS contact achieves ultralow specific contact resistivity, exhibiting up to ∼×700 000 reduction compared to that of the conventional metal-semiconductor contact. This study proves the viability of CF-MIS contacts for future Ohmic contact schemes and that they can easily be extended to mainstream electronic nanodevices that suffer from significant contact resistance problems.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Semiconductor materials and devices · Semiconductor materials and interfaces · Nanowire Synthesis and Applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
School of Advanced Materials Science & Engineering, Sungkyunkwan University, Suwon 16419, Korea
Department of Materials Science and Engineering, University of Texas at Dallas, Richardson, Texas 75080, United States
Funding
National Research Foundation of Korea · Ministry of Trade, Industry and Energy · Samsung Electronics
References (46)
Show source-provided references
1. 10.1038/nature1067710.1038/nature10677 ↗
2. 10.1109/led.2012.220443110.1109/led.2012.2204431 ↗
3. 10.1063/1.490117010.1063/1.4901170 ↗
4. 10.1038/nnano.2010.1510.1038/nnano.2010.15 ↗
5. 10.1038/srep0047510.1038/srep00475 ↗
6. 10.1109/ted.2014.233519210.1109/ted.2014.2335192 ↗
7. Abhilash T. · J. Nano- Electron. Phys. · 2011 · 3 · 396
8. Borrel, J.; Hutin, L.; Grampeix, H.; Nolot, E.; Tessaire, M.; Rodriguez, G.; Morand, Y.; Nemouchi, F.; Gregoire, M.; Dubois, E.; Vinet, M. Metal/Insulator/Semiconductor Contacts for Ultimately Scaled CMOS Nodes Projected Benefits and Remaining Challenges. 16th International Workshop on Junction Technology, 2016; Vol 5, pp 14–18.10.1109/IWJT.2016.7486664 ↗
9. Kim, S.; Park, C.; Woo, J. Advanced Model and Analysis for Series Resistance in Sub-100 nm CMOS Including Poly Depletion and Overlap Doping Gradient Effect. International Electron Devices Meeting, 2000; Vol 12, pp 723–726.
10. 10.1016/s0167-9317(01)00684-010.1016/s0167-9317(01)00684-0 ↗
11. 10.1109/ted.2017.269445610.1109/ted.2017.2694456 ↗
12. Wu, Y.; Xu, M.; Wang, R.; Koybasi, O.; Ye, P. High Performance Deep-Submicron Inversion-Mode InGaAs MOSFETs with Maximum Gm Exceeding 1.1Ms/um: New HBr Pretreatment and Cahannel Engineering. IEEE International Electron Devices Meeting, 2009, Vol 12, pp 1–4.10.1109/IEDM.2009.5424358 ↗
13. 10.1109/ted.2003.81209710.1109/ted.2003.812097 ↗
14. 10.1063/1.347992810.1063/1.3479928 ↗
15. 10.1109/led.2015.245347910.1109/led.2015.2453479 ↗
16. 10.1088/0953-8984/11/43/31110.1088/0953-8984/11/43/311 ↗
17. 10.1109/led.2008.91781710.1109/led.2008.917817 ↗
18. 10.1109/led.2016.255858210.1109/led.2016.2558582 ↗
19. 10.1063/1.481134010.1063/1.4811340 ↗
20. 10.1063/1.473978410.1063/1.4739784 ↗
21. 10.1166/jnn.2016.1370510.1166/jnn.2016.13705 ↗
22. Hu, J.; Saraswat, K.; Wong, H.S. P. Metal/III-V Effective Barrier Height Tuning Using ALD High-k Dipoles. 69th Device Research Conference, 2011, Vol 6, pp 135–136.10.1109/DRC.2011.5994453 ↗
23. Agrawal A. · VLSI Technol. · 2013 · 6 · T200
24. 10.1063/1.486830210.1063/1.4868302 ↗
25. 10.1063/1.306599010.1063/1.3065990 ↗
26. 10.1063/1.476490910.1063/1.4764909 ↗
27. 10.1109/led.2014.235467910.1109/led.2014.2354679 ↗
28. 10.1021/acsami.6b1094710.1021/acsami.6b10947 ↗
29. 10.1109/led.2016.252447010.1109/led.2016.2524470 ↗
30. 10.1002/adfm.20130169710.1002/adfm.201301697 ↗
31. 10.1002/adma.20090037510.1002/adma.200900375 ↗
32. 10.1002/adfm.20150044410.1002/adfm.201500444 ↗
33. 10.1002/adfm.20170043210.1002/adfm.201700432 ↗
34. 10.1063/1.362447210.1063/1.3624472 ↗
35. 10.1016/j.apsusc.2018.05.07010.1016/j.apsusc.2018.05.070 ↗
36. 10.1109/led.2014.235467910.1109/led.2014.2354679 ↗
37. 10.1016/j.jallcom.2015.10.07910.1016/j.jallcom.2015.10.079 ↗
38. 10.1063/1.481606010.1063/1.4816060 ↗
39. 10.1038/ncomms523210.1038/ncomms5232 ↗
40. 10.1002/pssa.20153281310.1002/pssa.201532813 ↗
41. 10.1109/VLSIT.2010.555624010.1109/VLSIT.2010.5556240 ↗
42. Claeys, C.; Firrincieli, A.; Martens, K.; Kittl, J. A.; Simoen, E. Contact Technology Schemes for Advanced Ge and III-V CMOS Technologies. 8th International Caribbean Conference on Devices, Circuits and Systems, 2012, Vol 3, pp 1–6.10.1109/ICCDCS.2012.6188889 ↗
43. Hu, J.; Guan, X.; Choi, D.; Harris, J. S.; Saraswat, K.; Wong, H.S. P. Fermi Level Depinning For the Design of III-V FET Source/Drain Contacts. 2009 International Symposium on VLSI Technology, Systems, and Applications, 2009; Vol 4, pp 123–124.10.1109/VTSA.2009.5159321 ↗
44. 10.1021/acsami.6b1037610.1021/acsami.6b10376 ↗
45. 10.1063/1.35665110.1063/1.356651 ↗
46. 10.1016/j.solmat.2009.03.02710.1016/j.solmat.2009.03.027 ↗