Show source-provided references
1. International Technology Roadmap for Semiconductors. http://www.itrs2.net/2013-itrs.html.
3. Li, M.; Yeo, K. H.; Suk, S. D.; Yeoh, Y. Y.; Kim, D.W.; Chung, T. Y.; Oh, K. S.; Lee, W.S. In Sub-10 nm Gate-All-Around CMOS Nanowire Transistors on Bulk Si Substrate, Symposium on VLSI Technology, Kyoto, Japan, 2009; pp 94–95.
7. Doris, B.; Ieong, T.; Zhu, H.; Zhang, Y.; Steen, M.; Natzle, W.; Callegari, S.; Narayanan, V.; Cai, J.; Ku, S. H.; Jamison, P.; Li, T.; Ren, Z.; Ku, V.; Boyd, D.; Kanarsky, T.; D’Emic, I.; Newport, M.; Dobuzinsky, D.; Deshpande, S.; Petrus, J.; Jammy, R.; Haensch, W. Device Design Considerations for Ultra-thin SOI MOSFETs; IEEE International Electron Devices Meeting: Washington, DC, 2003; 631–634.
49. Yang, F.L.; Lee, D.H.; Chen, H.Y.; Chang, C.Y.; Liu, S.D.; Huang, C.C.; Chung, T.X.; Chen, H.W.; Huang, C.C.; Liu, Y.H.; Wu, C.C.; Chen, C.C.; Chen, S.C.; Chen, Y.T.; Chen, Y.H.; Chen, C.J.; Chan, B.W.; Hsu, P.F.; Shieh, J.H.; Tao, H.J.; Yeo, Y.C.; Li, Y.; Lee, J.W.; Chen, P.; Liang, M.S.; Hu, C. In 5 nm-Gate Nanowire FinFET, Symposium on VLSI Technology, Honolulu, HI, 2004; pp 196–197.
50. Lee, H.; Yu, L.E.; Ryu, S.W.; Han, J.W.; Jeon, K.; Jang, D.Y.; Kim, K.H.; Lee, J.; Kim, J.H.; Jeon, S.; Lee, G.; Oh, J.; Park, Y.; Bae, W.; Lee, H.; Yang, J.; Yoo, J.; Kim, S.; Choi, Y.K. In Sub-5 nm All-Around Gate FinFET for Ultimate Scaling, Symposium on VLSI Technology, Honolulu, HI, 2006; pp 58–59.
51. Yu, E.; Chang, L. L.; Ahmed, S.; Wang, H. H.; Bell, S.; Yang, C. Y.; Tabery, C.; Ho, C.; Xiang, Q.; King, T. J.; Bokor, J.; Hu, C. M.; Lin, M. R.; Kyser, D. FinFET Scaling to 10 nm Gate Length; IEEE International Electron Devices Meeting: San Francisco, CA, 2002; pp 251–254.
52. Doris, B.; Ieong, M.; Zhu, T.; Zhang, Y.; Steen, M.; Natzle, W.; Callegari, S.; Narayanan, V.; Cai, J.; Ku, S. Device Design Considerations for Ultra-Thin SOI MOSFETs; IEEE International Electron Devices Meeting: Washington, DC, 2003; pp 631–634.
59. Szabo, A.; Rhyner, R.; Carrillo-Nunez, H.; Luisier, M. Phonon-Limited Performance of Single-Layer, Single-Gate Black Phosphorus n- and p-Type Field-effect Transistors; IEEE International Electron Devices Meeting: Washington, DC, 2015; pp 12.1.1–12.1.4.
10.1109/IEDM.2015.7409680 ↗