journal article·2020-01-08

Junctionless Poly-GeSn Ferroelectric Thin-Film Transistors with Improved Reliability by Interface Engineering for Neuromorphic Computing

Chuan-Pu Chou, Yan-Xiao Lin, Yu-Kai Huang, Chih-Yu Chan, Yung-Hsien Wu

Publisher page

Abstract

Ferroelectric HfZrOx (Fe-HZO) with a larger remnant polarization (Pr) is achieved by using a poly-GeSn film as a channel material as compared with a poly-Ge film because of the lower thermal expansion that induces higher stress. Then two-stage interface engineering of junctionless poly-GeSn (Sn of ∼5.1%) ferroelectric thin-film transistors (Fe-TFTs) based on HZO was employed to improve the reliability characteristics. With stage I of NH3 plasma treatment on poly-GeSn and subsequent stage II of Ta2O5 interfacial layer growth, the interfacial quality between Fe-HZO and the poly-GeSn channel is greatly improved, which in turn enhances the reliability performance in terms of negligible Pr degradation up to 106 cycles (±2.7 MV/1 ms) and 96% Pr after a 10 year retention at 85 °C. Furthermore, to emulate the synapse plasticity of the human brain for neuromorphic computing, besides manifesting the capability of short-term plasticity, the devices also exhibit long-term plasticity with the characteristics of analog conductance (G) states of 80 levels (>6 bit), small linearity for potentiation and depression of −0.83 and 0.62, high symmetry, and moderate Gmax/Gmin of 9.6. By employing deep neural network, the neuromorphic system with poly-GeSn Fe-TFT synaptic devices achieves 91.4% pattern recognition accuracy. In addition, the learning algorithm of spike-timing-dependent plasticity based on spiking neural network is demonstrated as well. The results are promising for on-chip training, making it possible to implement neuromorphic computing by monolithic 3D ICs based on poly-GeSn Fe-TFTs.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Ferroelectric and Negative Capacitance Devices · Advanced Memory and Neural Computing · Semiconductor materials and devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Department of Engineering and System Science, National Tsing Hua University, Hsinchu 30013, Taiwan

Funding

Ministry of Science and Technology, Taiwan · Taiwan Semiconductor Research Institute

References (45)

Show source-provided references
1. Fenouillet-Beranger, C.; Mathieu, B.; Previtali, B.; Samson, M.P.; Rambal, N.; Benevent, V.; Kerdiles, S.; Barnes, J.P.; Barge, D.; Besson, P.; Kachtouli, R.; Cassé, M.; Garros, X.; Laurent, A.; Nemouchi, F.; Huet, K.; Toqué-Trésonne, I.; Lafond, D.; Dansas, H.; Aussenac, F.; Druais, G.; Perreau, P.; Richard, E.; Chhun, S.; Petitprez, E.; Guillot, N.; Deprat, F.; Pasini, L.; Brunet, L.; Lu, V.; Reita, C.; Batude, P.; Vinet, M. New Insights on Bottom Layer Thermal Stability and Laser Annealing Promises for High Performance 3D VLSI. 2014 IEEE International Electron Devices Meeting, 2014; pp 642–645.10.1109/IEDM.2014.7047121 ↗
2. 10.1109/led.2009.203880610.1109/led.2009.2038806 ↗
3. 10.1021/am503793410.1021/am5037934 ↗
4. Usuda, K.; Kamata, Y.; Kamimuta, Y.; Mori, T.; Koike, M.; Tezuka, T. High-Performance Tri-Gate Poly-Ge Junction-Less P- and N-MOSFETs Fabricated by Flash Lamp Annealing Process. 2014 IEEE International Electron Devices Meeting, 2014; pp 16.6.1–16.6.4.10.1109/IEDM.2014.7047066 ↗
5. 10.1109/led.2018.284688210.1109/led.2018.2846882 ↗
6. Oka, H.; Koyama, M.; Tomita, T.; Amamoto, T.; Tominaga, K.; Tanaka, S.; Hosoi, T.; Shimura, T.; Watanabe, H. High-Mobility TFT and Enhanced Luminescence Utilizing Nucleation-controlled GeSn Growth on Transparent Substrate for Monolithic Optoelectronic Integration. 2016 IEEE International Electron Devices Meeting, 2016; pp 22.1.1–22.1.4.10.1109/IEDM.2016.7838470 ↗
7. Jerry, M.; Chen, P.Y.; Zhang, J.; Sharma, P.; Ni, K.; Yu, S.; Datta, S. Ferroelectric FET Analog Synapse for Acceleration of Deep Neural Network Training. 2017 IEEE International Electron Devices Meeting, 2017; pp 6.2.1–6.2.4.10.1109/IEDM.2017.8268338 ↗
8. Chung, W.; Si, M.; Ye, P. D. First Demonstration of Ge Ferroelectric Nanowire FET as Synaptic Device for Online Learning in Neural Network with High Number of Conductance State and Gmax/Gmin. 2018 IEEE International Electron Devices Meeting, 2018; pp 15.2.1–15.2.4.10.1109/IEDM.2018.8614516 ↗
9. 10.1109/led.2018.285269810.1109/led.2018.2852698 ↗
10. Mulaosmanovic, H.; Ocker, J.; Muller, S.; Noack, M.; Muller, J.; Polakowski, P.; Mikolajick, T.; Slesazeck, S. Novel Ferroelectric FET Based Synapse for Neuromorphic Systems. 2017 Symposium on VLSI Technology, 2017; pp T176–T177.10.23919/VLSIT.2017.7998165 ↗
11. Chen, K.T.; Liao, C.Y.; Lo, C.; Chen, H.Y.; Siang, G.Y.; Liu, S.; Chang, S.C.; Liao, M.H.; Chang, S.T.; Lee, M. H. Improvement on Ferroelectricity and Endurance of Ultra-Thin HfZrO2 Capacitor with Molybdenum Capping Electrode. 2019 Electron Devices Technology and Manufacturing Conference, 2019; pp 62–64.10.1109/EDTM.2019.8731272 ↗
12. 10.1021/acsami.5b1165310.1021/acsami.5b11653 ↗
13. 10.1021/nl302049k10.1021/nl302049k ↗
14. 10.1021/acs.nanolett.9b0018010.1021/acs.nanolett.9b00180 ↗
15. 10.1109/jeds.2017.273216610.1109/jeds.2017.2732166 ↗
16. 10.1038/s41598-018-33161-z10.1038/s41598-018-33161-z ↗
17. 10.1364/ome.3.00138510.1364/ome.3.001385 ↗
18. Pérez Ladrón de Guevara H. · Superficies Vacio · 2003 · 16 · 22
19. 10.1088/1361-6528/aac6b310.1088/1361-6528/aac6b3 ↗
20. 10.1103/physrevb.85.18440610.1103/physrevb.85.184406 ↗
21. 10.1109/led.2017.269808310.1109/led.2017.2698083 ↗
22. 10.1109/led.2017.277139010.1109/led.2017.2771390 ↗
23. 10.1109/ted.2019.292182510.1109/ted.2019.2921825 ↗
24. 10.1109/led.2016.259362710.1109/led.2016.2593627 ↗
25. 10.1063/1.214007610.1063/1.2140076 ↗
26. 10.1016/j.jcrysgro.2017.05.00610.1016/j.jcrysgro.2017.05.006 ↗
27. 10.1088/1361-6641/aae2f910.1088/1361-6641/aae2f9 ↗
28. 10.1016/j.matchemphys.2017.07.07210.1016/j.matchemphys.2017.07.072 ↗
29. 10.1143/apex.4.03130210.1143/apex.4.031302 ↗
30. 10.1039/c8tc04972f10.1039/c8tc04972f ↗
31. 10.1109/tps.2014.235245910.1109/tps.2014.2352459 ↗
32. 10.1143/jjap.44.232310.1143/jjap.44.2323 ↗
33. 10.1116/1.131969810.1116/1.1319698 ↗
34. 10.1111/j.1151-2916.1992.tb05560.x10.1111/j.1151-2916.1992.tb05560.x ↗
35. 10.1002/jrs.314210.1002/jrs.3142 ↗
36. 10.1109/ted.2010.209088310.1109/ted.2010.2090883 ↗
37. Zhou, J.; Han, G.; Li, Q.; Peng, Y.; Lu, X.; Zhang, C.; Zhang, J.; Sun, Q.Q.; Zhang, D. W.; Hao, Y. Ferroelectric HfZrOx Ge and GeSn PMOSFETs with Sub-60 mV/decade Subthreshold Swing, Negligible Hysteresis, and Improved IDS. 2016 IEEE International Electron Devices Meeting, 2016; pp 310–313.10.1109/IEDM.2016.7838401 ↗
38. 10.1021/acs.nanolett.9b0018010.1021/acs.nanolett.9b00180 ↗
39. 10.1021/acsnano.7b0011310.1021/acsnano.7b00113 ↗
40. 10.1109/mnano.2018.284547910.1109/mnano.2018.2845479 ↗
41. 10.1109/tcad.2018.278972310.1109/tcad.2018.2789723 ↗
42. Chen, P.Y.; Peng, X.; Yu, S. NeuroSim+: An Integrated Deviceto Algorithm Framework for Benchmarking Synaptic Devices and Array Architectures. 2017 IEEE International Electron Devices Meeting, 2017; pp 6.1.1–6.1.4.10.1109/IEDM.2017.8268337 ↗
43. 10.1109/mdat.2018.289022910.1109/mdat.2018.2890229 ↗
44. 10.1039/c7nr06138b10.1039/c7nr06138b ↗
45. 10.1109/ted.2011.214779110.1109/ted.2011.2147791 ↗