journal article·2021-09-08Open access

Toward Low-Temperature Solid-Source Synthesis of Monolayer MoS2

Alvin Tang, Aravindh Kumar, Marc Jaikissoon, Krishna Saraswat, H.-S. Philip Wong, Eric Pop

ACS Applied Materials & Interfaces· Volume 13· Issue 35

Abstract

Two-dimensional (2D) semiconductors have been proposed for heterogeneous integration with existing silicon technology; however, their chemical vapor deposition (CVD) growth temperatures are often too high. Here, we demonstrate direct CVD solid-source precursor synthesis of continuous monolayer (1L) MoS2 films at 560 °C in 50 min, within the 450-to-600 °C, 2 h thermal budget window required for back-end-of-the-line compatibility with modern silicon technology. Transistor measurements reveal on-state current up to ∼140 μA/μm at 1 V drain-to-source voltage for 100 nm channel lengths, the highest reported to date for 1L MoS2 grown below 600 °C using solid-source precursors. The effective mobility from transfer length method test structures is 29 ± 5 cm2 V–1 s–1 at 6.1 × 1012 cm–2 electron density, which is comparable to mobilities reported from films grown at higher temperatures. The results of this work provide a path toward the realization of high-quality, thermal-budget-compatible 2D semiconductors for heterogeneous integration with silicon manufacturing.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: 2D Materials and Applications · MXene and MAX Phase Materials · Graphene research and applications

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Department of Electrical Engineering, Stanford University, Stanford, California 94305, United States

Department of Materials Science and Engineering, Stanford University, Stanford, California 94305, United States

Precourt Institute for Energy, Stanford University, Stanford, California 94305, United States

Funding

Semiconductor Research Corporation · Stanford SystemX Alliance · National Science Foundation (NSF)

References (74)

Show source-provided references
1. 10.1109/jproc.2020.298171510.1109/jproc.2020.2981715 ↗
2. Bae, G.; 3nm GAA Technology Featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications. Technical Digest—International Electron Devices Meeting, IEDM; IEEE, 2018; pp 28.7.1–28.7.4.10.1109/IEDM.2018.8614629 ↗
3. 10.1109/16.14123710.1109/16.141237 ↗
4. 10.1126/science.110289610.1126/science.1102896 ↗
5. 10.1039/c7cs00828g10.1039/c7cs00828g ↗
6. 10.1109/ted.2018.286639010.1109/ted.2018.2866390 ↗
7. 10.1021/acs.nanolett.6b0130910.1021/acs.nanolett.6b01309 ↗
8. Uchida, K.; Watanabe, H.; Kinoshita, A.; Koga, J.; Numata, T.; Takagi, S. Experimental Study on Carrier Transport Mechanism in Ultrathin-body SOI MOSFETs n- and p-MOSFETs with SOI Thickness less than 5 nm. Technical Digest—International Electron Devices Meeting, IEDM; IEEE, 2002; pp 2.7.1–2.7.4.
9. Uchida, K.; Koga, J.; Takagi, S. Experimental Study on Carrier Transport Mechanisms in Double- and Single-Gate Ultrathin-Body MOSFETs—Coulomb Scattering, Volume Inversion, and δT SOI-induced Scattering. Technical Digest—International Electron Devices Meeting, IEDM; IEEE, 2003; pp 33.5.1–33.5.4.
10. 10.1016/j.sse.2009.09.01710.1016/j.sse.2009.09.017 ↗
11. 10.1021/nl501133c10.1021/nl501133c ↗
12. 10.1021/acs.nanolett.6b0100710.1021/acs.nanolett.6b01007 ↗
13. 10.1088/2053-1583/4/1/01100910.1088/2053-1583/4/1/011009 ↗
14. 10.1038/nature1441710.1038/nature14417 ↗
15. 10.1021/nl403370410.1021/nl4033704 ↗
16. 10.1021/acsnano.7b0410010.1021/acsnano.7b04100 ↗
17. 10.1021/nl400687n10.1021/nl400687n ↗
18. 10.1002/adma.20110479810.1002/adma.201104798 ↗
19. 10.1021/nl302015v10.1021/nl302015v ↗
20. 10.1021/nl404795z10.1021/nl404795z ↗
21. 10.1016/j.mee.2016.11.00610.1016/j.mee.2016.11.006 ↗
22. Fenouillet-Beranger, C.; Guidelines for Intermediate Back End of Line (BEOL) for 3D Sequential Integration. European Solid-State Device Research Conference; IEEE, 2017; pp 252–255.10.1109/ESSDERC.2017.8066639 ↗
23. 10.1016/j.surfcoat.2017.11.01310.1016/j.surfcoat.2017.11.013 ↗
24. 10.1109/ted.2021.308491610.1109/ted.2021.3084916 ↗
25. Lisoni, J. G.; Laser Thermal Anneal of Polysilicon Channel to Boost 3D Memory Performance. 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014.10.1109/VLSIT.2014.6894346 ↗
26. Fenouillet-Beranger, C.; FDSOI Bottom MOSFETs Stability versus Top Transistor Thermal Budget Featuring 3D Monolithic Integration. European Solid-State Device Research Conference; IEEE, 2014; pp 110–113.10.1016/j.sse.2015.05.005 ↗
27. Fenouillet-Beranger, C.; New Insights on Bottom Layer Thermal Stability and Laser Annealing Promises for High Performance 3D VLSI. Technical Digest—International Electron Devices Meeting, IEDM; IEEE, 2014; pp 27.5.1–27.5.4.10.1109/IEDM.2014.7047121 ↗
28. English, C. D.; Smithe, K. K. H.; Xu, R. L.; Pop, E. Approaching Ballistic Transport in Monolayer MoS2 Transistors with Self-aligned 10 nm Top Gates. Technical Digest—International Electron Devices Meeting, IEDM; IEEE, 2016; pp 5.6.1–5.6.4.10.1109/IEDM.2016.7838355 ↗
29. 10.1021/acsnano.0c0907810.1021/acsnano.0c09078 ↗
30. 10.1021/acs.nanolett.8b0169210.1021/acs.nanolett.8b01692 ↗
31. 10.1021/acs.nanolett.5b0108010.1021/acs.nanolett.5b01080 ↗
32. 10.1038/s41586-019-1052-310.1038/s41586-019-1052-3 ↗
33. 10.1021/jacs.8b0780610.1021/jacs.8b07806 ↗
34. 10.1021/acsnano.5b0128110.1021/acsnano.5b01281 ↗
35. 10.1109/mc.2015.37610.1109/mc.2015.376 ↗
36. 10.1021/acsnano.6b0287910.1021/acsnano.6b02879 ↗
37. 10.1038/s41586-021-03472-910.1038/s41586-021-03472-9 ↗
38. 10.1002/smtd.20200072010.1002/smtd.202000720 ↗
39. 10.1038/srep2185410.1038/srep21854 ↗
40. 10.1021/acsaelm.9b0007810.1021/acsaelm.9b00078 ↗
41. 10.1088/1361-6528/aa695810.1088/1361-6528/aa6958 ↗
42. 10.1016/j.matt.2019.12.02610.1016/j.matt.2019.12.026 ↗
43. 10.1007/s40843-018-9403-810.1007/s40843-018-9403-8 ↗
44. 10.1039/c4nr02451f10.1039/c4nr02451f ↗
45. 10.1002/anie.20161183810.1002/anie.201611838 ↗
46. 10.1039/c6nr06021h10.1039/c6nr06021h ↗
47. 10.1051/metal/201710410.1051/metal/2017104 ↗
48. 10.1002/chem.20020463510.1002/chem.200204635 ↗
49. 10.1039/c9nr07246b10.1039/c9nr07246b ↗
50. 10.1021/acsnano.0c0351510.1021/acsnano.0c03515 ↗
51. 10.1038/s41467-017-00516-510.1038/s41467-017-00516-5 ↗
52. 10.1103/physrevb.84.15541310.1103/physrevb.84.155413 ↗
53. 10.1088/0256-307x/33/5/05780110.1088/0256-307x/33/5/057801 ↗
54. 10.1038/srep2918410.1038/srep29184 ↗
55. 10.1063/1.505369910.1063/1.5053699 ↗
56. 10.1021/ja01659a02010.1021/ja01659a020 ↗
57. Schroder D. K. · 2006
58. 10.1038/s41467-020-16640-810.1038/s41467-020-16640-8 ↗
59. 10.1063/1.499524210.1063/1.4995242 ↗
60. 10.1038/s41928-019-0334-y10.1038/s41928-019-0334-y ↗
61. Hastie T. · 2009
62. 10.1063/1.487368010.1063/1.4873680 ↗
63. 10.1038/nmat363310.1038/nmat3633 ↗
64. 10.1007/s12274-016-1319-z10.1007/s12274-016-1319-z ↗
65. 10.1021/nn502081910.1021/nn5020819 ↗
66. 10.1063/1.480454610.1063/1.4804546 ↗
67. 10.1038/s41467-018-03388-510.1038/s41467-018-03388-5 ↗
68. 10.1002/smll.20210094010.1002/smll.202100940 ↗
69. 10.1063/5.000331210.1063/5.0003312 ↗
70. Lee, Y.; Fiore, S.; Luisier, M. Ab Initio Mobility of Mono-layer MoS2 and WS2: Comparison to Experiments and Impact on the Device Characteristics. Technical Digest—International Electron Devices Meeting, IEDM; IEEE, 2019; pp 24.4.1–24.4.4.10.1109/IEDM19573.2019.8993477 ↗
71. 10.1021/acs.langmuir.5b0205710.1021/acs.langmuir.5b02057 ↗
72. 10.1021/nl501106v10.1021/nl501106v ↗
73. 10.1002/adma.20180602010.1002/adma.201806020 ↗
74. 10.1038/nmat503510.1038/nmat5035 ↗