journal article·2024-09-01

III-V material-based junction-free L-shaped gate normal line tunneling FET for improved performance

Aadil Anam, S Intekhab Amin, Dinesh Prasad

Publisher page

Abstract

Abstract In this paper, we introduce a novel III–V compound material-based junction-free (JF) L-shaped gate normal line tunneling field-effect transistor (III–V JF L GNLTFET) for improved output performance at 0.5 V operation. The key design metric, i.e. JF or junctionless design, in our device eliminates issues like random dopant fluctuations (RDF) and high thermal budgets and streamlines the fabrication. The implementation of III–V compound material, i.e. low bandgap compound GaSb, in the source region, combined with the larger area gate normal line tunneling, improves the ON current for our proposed III–V JF L GNLTFET device. Additionally, the utilization of large bandgap GaAs compounds on the drain and channel sides eliminates ambipolarity and further enhances the performance of our proposed device. Meaning that the proposed device simultaneously improves the ON current and suppresses the ambipolarity. Our proposed III–V JF L GNLTFET exhibits enhanced output performance with an ON current of 23.2 μA μm−1 and a minimum and average subthreshold swing of 3.7 mV dec−1 and 15.82 mV dec−1 respectively. Furthermore, the proposed III–V JF L GNLTFET also gives superior RF/analog performance with transconductance (168.65 μS), cut-off frequency (33.52 GHz), gain-bandwidth product (5.11 GHz), and transconductance-frequency product (243.7 GHz).
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices · Integrated Circuits and Semiconductor Failure Analysis

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (97)

Show source-provided references
1. Tunnel field-effect transistors as energy-efficient electronic switches10.1038/nature10679 ↗
2. Tunnel field-effect transistors for sensitive terahertz detection10.1038/s41467-020-20721-z ↗
3. A hybrid III–V tunnel FET and MOSFET technology platform integrated on silicon10.1038/s41928-020-00531-3 ↗
4. Vertical gate-all-around nanowire GaSb-InAs Core-Shell n-Type Tunnel FETs10.1038/s41598-018-36549-z ↗
5. High Current Density Vertical Nanowire TFETs With I60 > 1 μA/μm10.1109/ACCESS.2023.3310253 ↗
6. Asymmetric U-Shaped-Gated TFET for Low-Power Ana–Digi Applications at Sub-7-nm Technology Node: a Simulation-Based Optimization Study10.1109/TED.2022.3207136 ↗
7. Tunnel Field-Effect Transistors: state-of-the-Art10.1109/jeds.2014.2326622 ↗
8. Special Topic on Tunnel Field-Effect Transistors10.1109/jxcdc.2021.3053416 ↗
9. Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec10.1109/led.2007.901273 ↗
10. Low-Voltage Tunnel Transistors for Beyond CMOS Logic10.1109/jproc.2010.2070470 ↗
11. Device and Circuit Level Assessment of Negative Capacitance TFETs for Low-Power High-Performance Digital Circuits10.1149/2162-8777/ac6d76 ↗
12. Band parameters for III–V compound semiconductors and their alloys10.1063/1.1368156 ↗
13. Fabrication, characterization, and physics of III–V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing10.1109/IEDM.2011.6131666 ↗
14. Planar-type In0.53Ga0.47As channel band-to-band tunneling metal-oxide-semiconductor field-effect transistors10.1063/1.3668120 ↗
15. Experimental demonstration of 100nm channel length In0.53Ga0.47As-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applications10.1109/IEDM.2009.5424355 ↗
16. Demonstration of MOSFET-like on-current performance in arsenide/antimonide tunnel FETs with staggered hetero-junctions for 300mV logic applications10.1109/IEDM.2011.6131665 ↗
17. Demonstration of improved heteroepitaxy, scaled gate stack and reduced interface states enabling heterojunction tunnel FETs with high drive current and high on-off ratio10.1109/VLSIT.2012.6242457 ↗
18. High Ion/Ioff and low subthreshold slope planar-type InGaAs tunnel field effect transistors with Zn-diffused source junctions10.1063/1.4927265 ↗
19. Enhanced on-state current and suppressed ambipolarity in germanium-source dual vertical-channel TFET10.1088/1361-6641/abd63e ↗
20. Optimization of double metal-gate InAs/Si heterojunction nanowire TFET10.1088/1361-6641/ab8b1f ↗
21. Electrical performance of InAs/GaAs0.1Sb0.9 heterostructure junctionless TFET with dual-material gate and Gaussian-doped source10.1088/1361-6641/ab9b01 ↗
22. Design and Performance Analysis of Tunnel Field Effect Transistor With Buried Strained Si1−xGex Source Structure Based Biosensor for Sensitivity Enhancement10.1109/JSEN.2020.3004050 ↗
23. Impact of heterogeneous gate dielectric on DC, RF and circuit-level performance of source-pocket engineered Ge/Si heterojunction vertical TFET10.1088/1361-6641/aba418 ↗
24. Wang · 2003
25. Analytical model for point and line tunneling in a tunnel field-effect transistor10.1109/SISPAD.2008.4648256 ↗
26. Germanium electron–hole bilayer tunnel field-effect transistors with a symmetrically arranged double gate10.1088/0268-1242/30/3/035021 ↗
27. Charge-plasma based symmetrical-gate complementary electron–hole bilayer TFET with improved performance for sub-0.5 V operation10.1088/1361-6641/aca7db ↗
28. Undoped vertical dual-bilayer TFET with a super-steep sub-threshold swing: proposal and performance comparative analysis10.1088/1361-6641/acd2f9 ↗
29. A model determining optimal doping concentration and material’s band gap of tunnel field-effect transistors10.1063/1.4714544 ↗
30. IEEE International Roadmap for Devices and Systems (IRDS) · 2017
31. Vertical InAs/GaAsSb/GaSb Tun-neling Field-Effect Transistor on Si with S = 48 mV/ decade and Ion = 10 μA/μm for Ioff = 1 nA/μm at Vds = 0.3 V10.1109/IEDM.2016.7838450 ↗
32. Energy Efficiency Comparison of Nanowire Heterojunction TFET and Si MOSFET at Lg=13nm, Including P-TFET and Variation Considerations10.1109/IEDM.2013.6724744 ↗
33. Scaling perspective for III–V broken gap nanowire TFETs: an atomistic study using a fast tight-binding mode-space NEGF model10.1109/IEDM.2016.7838510 ↗
34. Effect of Band-to-Band Tunneling on Junctionless Transistors10.1109/ted.2012.2185800 ↗
35. Theory of the Junctionless Nanowire FET10.1109/TED.2011.2159608 ↗
36. Fabrication of Vertically Stacked Nanosheet Junctionless Field-Effect Transistors and Applications for the CMOS and CFET Inverters10.1109/TED.2020.3007134 ↗
37. Scattering mechanisms in β-Ga2O3 junctionless SOI MOSFET: investigation of electron mobility and short channel effects10.1016/j.mtcomm.2021.102044 ↗
38. Junctionless Tunnel Field Effect Transistor10.1109/led.2013.2253752 ↗
39. A junctionless tunnel field effect transistor with low subthreshold slope10.1007/s10825-013-0450-2 ↗
40. Dual material gate junctionless tunnel field effect transistor10.1007/s10825-013-0505-4 ↗
41. Analog performance of double gate junctionless tunnel field effect transistor10.1088/1674-4926/35/7/074001 ↗
42. Hetero-gate-dielectric tunneling field effect transistors10.1109/TED.2010.2052167 ↗
43. A novel hetero-material gate-underlap electrically doped TFET for improving DC/RF and ambipolar behaviour10.1016/j.spmi.2018.02.005 ↗
44. Complementary tunneling transistor for low power application10.1016/j.sse.2004.04.006 ↗
45. Gate engineered heterostructure junctionless TFET with Gaussian doping profile for ambipolar suppression and electrical performance improvement10.1016/j.spmi.2017.06.018 ↗
46. Performance investigation of bandgap, gate material work function and gate dielectric engineered TFET with device reliability improvement10.1016/j.spmi.2016.04.016 ↗
47. Influence of gate overlap engineering on ambipolar and high frequency characteristics of tunnel-CNTFET10.1016/j.spmi.2015.08.008 ↗
48. Performance analysis of drain Pocket Hetero gate dielectric DG-TFET: solution for ambipolar conduction and enhanced drive current10.1007/s12633-021-01564-9 ↗
49. Effect of ambipolarity suppression in PNPN TFET with dopant segregated Schottky-drain technique10.1016/j.mejo.2024.106116 ↗
50. Demonstration of L-Shaped Tunnel Field-Effect Transistors10.1109/ted.2015.2472496 ↗
51. TBAL: tunnel FET-Based Adiabatic Logic for Energy-Efficient, Ultra-Low Voltage IoT Applications10.1109/jeds.2019.2891204 ↗
52. Tunneling Field Effect Transistors for Enhancing Energy Efficiency and Hardware Security of IoT Platforms: challenges and Opportunities10.1109/iscas.2018.8350939 ↗
53. Energy-Efficient Tunneling Field-Effect Transistors for Low-Power Device Applications: challenges and Opportunities10.1021/acsami.0c10213 ↗
54. Ultra-Low-Power and Performance-Improved Logic Circuit Using Hybrid TFET-MOSFET Standard Cells Topologies and Optimized Digital Front-End Process10.1109/tcsi.2020.3043585 ↗
55. Design and Analysis of Polarity Controlled Electrically Doped Tunnel FET With Bandgap Engineering for Analog/RF Applications10.1109/TED.2016.2637638 ↗
56. Hot-Carrier Degradation Estimation of a Silicon-on-Insulator Tunneling FET Using Ambipolar Characteristics10.1109/led.2019.2942837 ↗
57. Investigation of Hot Carrier Stress and Constant Voltage Stress in High-κ Si-Based TFETs10.1109/TDMR.2015.2423095 ↗
58. Reliability Performance of Novel Tunneling Field Effect Transistors Based On Foundry Platform10.1109/CSTIC58779.2023.10219397 ↗
59. Aging Mechanism of p-Type Dopingless JLFET: NBTI and Channel-Hot-Carrier Stress10.1007/s42341-022-00428-2 ↗
60. TCAD Simulation of Hot-Carrier and Thermal Degradation in STI-LDMOS Transistors10.1109/TED.2012.2227321 ↗
61. Low-frequency noise analysis and modeling in vertical tunnel FETs with Ge source10.1109/TED.2016.2533360 ↗
62. 2D materials-based nanoscale tunneling field effect transistors: current developments and future prospects10.1038/s41699-022-00352-2 ↗
63. Few-layer Phosphorene: an Ideal 2D Material For Tunnel Transistors10.1038/srep28515 ↗
64. Tunnel Field-Effect Transistors in 2-D Transition Metal Dichalcogenide Materials10.1109/JXCDC.2015.2423096 ↗
65. Gate-Normal Negative Capacitance Tunnel Field-Effect Transistor (TFET) With Channel Doping Engineering10.1109/tnano.2021.3068572 ↗
66. Optimization of Negative-Capacitance Vertical-Tunnel FET (NCVT-FET)10.1109/ted.2020.2986793 ↗
67. 2-D Analytical Modeling of the Electrical Characteristics of Dual-Material Double-Gate TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure10.1109/TED.2017.2656630 ↗
68. Impact of Reverse Gate Oxide Stacking on Gate All Around Tunnel FET for High Frequency Analog and RF Applications10.1109/INDICON49873.2020.9342175 ↗
69. Model of GaSb-InAs p-i-n Gate All Around BioTunnel FET10.1109/jsen.2018.2887277 ↗
70. Characteristics of GaAs/GaSb tunnel field-effect transistors without doping junctions: numerical studies10.1007/s10825-018-1136-6 ↗
71. Impact of interface traps on the IV curves of InAs Tunnel-FETs and MOSFETs: a full quantum study10.1109/IEDM.2012.6478992 ↗
72. SILVACO International · 2021
73. Band to band tunneling in heterojunctions: semi-classical versus quantum computation10.1109/iwce.2012.6242819 ↗
74. GaSb/GaAs Type-II Heterojunction TFET on SELBOX Substrate for Dielectric Modulated Label-Free Biosensing Application10.1109/ted.2022.3191295 ↗
75. Analysis of Single-Trap-Induced Random Telegraph Noise and its Interaction With Work Function Variation for Tunnel FET10.1109/ted.2013.2258157 ↗
76. New degradation mechanisms and reliability performance in tunneling field effect transistors10.1109/IEDM.2009.5424234 ↗
77. A model for the field and temperature dependence of SRH lifetimes in silicon10.1016/0038-1101(92)90184-E ↗
78. Atomic Layer Deposition: an Overview10.1021/cr900056b ↗
79. Atomic and molecular layer deposition: off the beaten track10.1039/c6cc05568k ↗
80. Chemical-mechanical polishing (CMP): a controlled tribocorrosion process10.1533/9780857093738.3.498 ↗
81. Applications of chemical mechanical planarization (CMP) to more than moore devices10.1016/b978-0-12-821791-7.00001-0 ↗
82. III–V heterostructure tunnel field-effect transistor10.1088/1361-648x/aac5b4 ↗
83. Compact trap-assisted-tunneling model for line tunneling field-effect-transistor devices10.3390/app10134475 ↗
84. Temperature dependence of hot carrier effects in short-channel Si-MOSFETs10.1109/16.477781 ↗
85. High-temperature and self-heating effects in fully depleted SOI MOSFETs10.1016/j.mejo.2006.01.006 ↗
86. An accurate MOSFET aging model for 28nm integrated circuit simulation10.1016/j.microrel.2011.12.008 ↗
87. A high-performance gate engineered InGaN dopingless tunnel FET10.1109/ted.2018.2796848 ↗
88. Effect of interface trap charges on performance variation of heterogeneous gate dielectric junctionless-TFET10.1109/ted.2017.2754297 ↗
89. Effect of ITC’s on linearity and distortion performance of junctionless tunnel field effect transistor10.1016/j.spmi.2017.06.036 ↗
90. Metal-strip approach on junctionless TFET in the presence of positive charge10.1007/s00339-019-2966-1 ↗
91. Improvement of electrical performance in heterostructure junctionless TFET based on dual material gate10.3390/app10010126 ↗
92. A new structure of electrically doped TFET for improving electronic characteristics10.1007/s00339-018-1930-9 ↗
93. A new design approach of dopingless tunnel FET for enhancement of device characteristics10.1109/ted.2017.2672640 ↗
94. Vertical Sinanowire n-type tunneling FETs with low subthreshold swing (⩽ 50 mV/decade) at room temperature10.1109/LED.2011.2106757 ↗
95. Implementation of digital-to-analog converter through CP-based GaAs/GaSb nanowire GAA-TFET10.1007/s00339-020-03616-0 ↗
96. A novel approach for the improvement of electrostatic behaviour of physically doped TFET using plasma formation and shortening of gate electrode with hetero-gate dielectric10.1007/s00339-018-1670-x ↗
97. A novel gate engineered L-shaped dopingless tunnel field-effect transistor10.1007/s00339-020-03554-x ↗