journal article·2022-08-01

Quasi-analytical model of surface potential and drain current for trigate negative capacitance FinFET: a superposition approach

Vibhuti Chauhan, Dip Prakash Samajdar, Navjeet Bagga

Publisher page

Abstract

Abstract Negative capacitance (NC) obtained from the ferroelectric polarization switching is a widely adopted approach for the realization of low power, high-performance devices. In this paper, for the first time, we have developed a 3D quasi-analytical model for the surface potential and drain current of the trigate NC-FinFET using the superposition approach. Till date, only double gate (DG) uniformly doped NC-FinFET structures have been explored, which does not reveal the practicality of the device. Therefore, we perform an extensive device evaluation: (a) by solving the Poisson’s equation separately for the side gates (DG) and the top gate to acquire a complete model for trigate FinFET using the superposition principle; (b) to mimic the actual source/drain (S/D) doping, we included Gaussian doping in our proposed model; (c) with the incorporation of the laterally extended gate and S/D underlap. The model data are found in good agreement with the well-calibrated simulation data. We have taken the parabolic approximation method and appropriate boundary conditions to solve the Poisson’s equation.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Ferroelectric and Negative Capacitance Devices · Semiconductor materials and devices · MXene and MAX Phase Materials

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (27)

Show source-provided references
1. Use of negative capacitance to provide voltage amplification for low power nanoscale devices10.1021/nl071804g ↗
2. Analytical modelling and simulation of negative capacitance junctionless FinFET considering fringing field effects10.1016/j.spmi.2021.106929 ↗
3. Current-voltage model for negative capacitance field-effect transistors10.1109/LED.2017.2679102 ↗
4. Recent advances in negative capacitance FinFETs for low-power applications: a review10.1109/TUFFC.2021.3095616 ↗
5. Mitigating DIBL and short-channel effects for III–V FinFETs with negative-capacitance effects10.1109/JEDS.2021.3133453 ↗
6. Electrostatic integrity in negative-capacitance FETs—a subthreshold modeling approach10.1109/IEDM19573.2019.8993444 ↗
7. Modeling multigate negative capacitance transistors with self-heating effects10.1109/TED.2022.3166853 ↗
8. BSIM-IMG: a compact model for ultrathin-body SOI MOSFETs with back-gate control10.1109/TED.2012.2198065 ↗
9. A physics based threshold voltage modeling of trigate junctionless FinFETs considering Gaussian doping10.1007/s12633-021-01195-0 ↗
10. Interplay of RDF and gate LER induced statistical variability in negative capacitance FETs10.1109/SISPAD.2018.8551747 ↗
11. Nanoscale FinFETs with gate-source/drain underlap10.1109/TED.2004.841333 ↗
12. Effects of random nanosized TiN grain on characteristic of gate-all-around FinFETs with ferroelectric HZO layer10.1186/s11671-022-03657-9 ↗
13. Impact of equivalent oxide thickness on threshold voltage variation induced by work-function variation in multigate devices10.1109/TED.2017.2673859 ↗
14. A model for gate-underlap-dependent short-channel effects in junctionless MOSFET10.1109/TED.2018.2796602 ↗
15. Analytical subthreshold potential distribution model for gate underlap double-gate MOS transistors10.1109/TED.2007.898042 ↗
16. An analytical model for tunnel barrier modulation in triple metal double gate TFET10.1109/TED.2015.2434276 ↗
17. 2D analytical modeling of threshold voltage for graded-channel dual-material double-gate MOSFETs10.1109/TED.2016.2520096 ↗
18. Analytical modeling of channel potential and threshold voltage of double-gate junctionless FETs with a vertical Gaussian-like doping profile10.1109/TED.2016.2556227 ↗
19. A novel negative capacitance FinFET with ferroelectric spacer: proposal and investigation10.1109/TUFFC.2021.3098045 ↗
20. Modeling and simulation of nanoscale lateral Gaussian doped channel asymmetric double gate MOSFET10.4028/www.scientific.net/JNanoR.36.51 ↗
21. Study of Gaussian doped double gate junctionless (GD-DGJL) transistor including source drain depletion length: model for sub-threshold behaviour10.1016/j.spmi.2017.09.049 ↗
22. Extraction of performance parameters of nanoscale SOI LDD-FinFET using a semi-analytical model of capacitance and channel potential for low-power applications10.1007/s00339-020-03970-z ↗
23. Modeling of channel potential and subthreshold slope of symmetric double-gate transistor10.1109/TED.2008.2010577 ↗
24. A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two-dimensional analytical modeling and simulation10.1109/TNANO.2004.837845 ↗
25. A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self- aligned quad patterning, contact over active gate and cobalt local interconnects10.1109/IEDM.2017.8268472 ↗
26. Evaluation of polarization characteristics in metal/ferroelectric/semiconductor capacitors and ferroelectric field-effect transistors10.1063/5.0008060 ↗
27. Impact of interface traps on negative capacitance transistor: device and circuit reliability10.1109/JEDS.2020.3022180 ↗