A low-power metal–oxide scan driver circuit outputting non-overlapping pulses with DC power-supplied buffer
Source abstract
Abstract
This paper proposes a novel metal-oxide (MOx) thin-film transistors (TFT)-based scan driver circuit with a DC power-supplied buffer.This circuit has two parts: a 'carry generation block (CGB)' and an 'output generation block (OGB).'The CGB generates a carry pulse by the bootstrapping effect of pullup TFT with the aid of clock signal; clock-supplied bootstrapping.Then the OGB is controlled by the carry pulse, and the output pulse is generated by the bootstrapping effect of pull-up buffer TFT with DC power supply; DC-supplied bootstrapping.In the proposed circuit, the pull-up TFT in CGB does not need to have wide dimensions because the carry signal is separated from the large capacitive load in the pixel area.Accordingly, the capacitive load of the clock signal is significantly reduced, and the dynamic power consumption associated with clock toggling decreases remarkably compared with the conventional scan driver circuit that uses the clock-supplied bootstrapping for the wide output buffer TFT.In addition, a bootstrapping inverter in OGB makes the output pulse width the same as the clock-high duration, preventing the output pulses from overlapping, which is required for most of the organic light-emitting diode (OLED) pixel circuits with in-pixel compensation.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Thin-Film Transistor Technologies · Semiconductor materials and devices · Integrated Circuits and Semiconductor Failure Analysis
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
School of Electrical and Electronics Engineering, Konkuk University, Seoul, Korea
Funding
Ministry of Trade, Industry & Energy
References (6)
Show source-provided references
1. 10.1109/LED.2010.209093910.1109/LED.2010.2090939 ↗
2. 10.1109/LED.2011.215798910.1109/LED.2011.2157989 ↗
3. 10.1016/j.displa.2018.03.00310.1016/j.displa.2018.03.003 ↗
4. 10.1109/TED.2016.252965610.1109/TED.2016.2529656 ↗
5. 10.1016/j.displa.2015.04.00210.1016/j.displa.2015.04.002 ↗
6. 10.1002/sdtp.1156510.1002/sdtp.11565 ↗