journal article·2003-09

Indium-tin oxide/Si contacts with In- and Sn-diffusion barriers in polycrystalline Si thin-film transistor liquid-crystal displays

Hojin Ryu, Jinmo Kang, Younggun Han, Donghwan Kim, James Jungho Pak, Won-Kyu Park, Myoung-Su Yang

Journal of Electronic Materials· Volume 32· Issue 9
Publisher page

Abstract

Indium and tin were used as the diffusion barrier between indium-tin oxide (ITO) and polycrystalline-silicon layers to reduce the contact resistance. The ITO/Si contacts may be adopted in thin-film transistor liquid-crystal displays (TFT-LCD) to reduce the number of fabrication steps. With In and Sn layers, contact-resistance values of 5 × 10−3−4×10−3 Ωcm2 were obtained. These values were higher than those of the conventional ITO/Mo/Al/Si contacts (3×10−5−4 × 10−4 Ωcm2) but lower than the values obtained from ITO/Si contacts (about 1×10−2 Ωcm2). The Sn was stable after annealing, but In diffused into Si and lost its function as the diffusion barrier.
Source: openaire · Quality: candidate unverified · Source record ↗

Research context

OpenAlex topics: Semiconductor Lasers and Optical Devices · Electronic Packaging and Soldering Technologies · 3D IC and TSV technologies

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (13)

Show source-provided references
1. J. Jang, J.I. Ryu, S.Y. Yoon, and K.H. Lee, Vacuum 51, 769 (1998).10.1016/S0042-207X(98)00288-7 ↗
2. J.I. Ryu, Y.J. Choi, I.K. Woo, B.C. Lim, and J. Jang, J. Non-Crystalline Solids 266–269, 1310 (2000).10.1016/S0022-3093(00)00044-2 ↗
3. K. Ono, T. Suzuki, H. Sakuta, K. Onisawa, M. Hiroshima, T. Sasaki, M. Tsumura, and N. Konishi, IEICE Trans. Electron E79-C, 1097 (1996).
4. K. Ono, H. Sakuta, T. Suzuki, N. Konishi, M. Hiroshima, K. Onisawa, and M. Tsumura, Proc. Asia Display (Tokyo: Institute of Television Engineers of Japan, 1995), pp. 693–696.
5. Y. Ugai, T. Yukawa, K. Amano, and S. Aoki, Jpn. J. Appl. Phys. 35, L1027 (1996).10.1143/JJAP.35.L1027 ↗
6. A. Mimura, M. Oohayashi, M. Ohue, J. Oheada, and Y. Hosokawa, IEEE Electron Device Lett. EDL-7, 134 (1986).10.1109/EDL.1986.26319 ↗
7. H. Yabuhara and Y. Kataoka, Jpn. J. Appl. Phys. 38, 5232 (1999).10.1143/JJAP.38.5232 ↗
8. K. Takechi, N. Hirano, H. Hayama, and S. Kaneko, AMLCD 98: Proc. Active Matrix Liquid Crystal Display (Tokyo: Japan Society of Applied Physics, 1998), pp. 61–64.
9. W.K. Park, S.G. Lee, H.S. Choi, H.S. So, and D. Kim, Proc. 7th Korean Conf. on Semiconductors, Seoul, Korea, 26–28 January 2000, pp. 449–450.
10. T.B. Massalski, ed., Binary Alloy Phase Diagrams, 2nd ed., Vol. 3 (Metals Park, OH: ASM, 1986), pp. 2292, 2293, 3361, and 3362.
11. J.Y. Oh, D. Kim, J.J. Pak, and W.K. Park, J. Kor. Inst. Electrical Electron. Mater. Eng. 15, 969 (2002).
12. S. Wolf, Silicon Processing for the VLSI Era, Vol. 2 (Sunset Beach, CA: Lattice Press, 1990), pp. 93–100.
13. D.R. Lide, CRC Handbook of Chemistry and Physics, 2nd ed. (Boca Raton, FL: CRC Press, 1996), pp. 12–124.