High-fidelity moulding growth and cross-section shaping of ultrathin monocrystalline silicon nanowires

1. Subthreshold performance improvement of underlapped FinFET using workfunction modulated dual-metal gate technique10.1007/s12633-020-00550-x ↗

2. Advancement and challenges in MOSFET scaling10.1016/j.mssp.2021.106002 ↗

3. Device exploration of NanoSheet transistors for sub-7-nm technology node10.1109/TED.2017.2695455 ↗

4. G. Bae, D.I. Bae, M. Kang, S.M. Hwang, S.S. Kim, B. Seo, T.Y. Kwon, T.J. Lee, C. Moon, Y.M. Choi, K. Oikawa, S. Masuoka, K.Y. Chun, S.H. Park, H.J. Shin, J.C. Kim, K.K. Bhuwalka, D.H. Kim, W.J. Kim, J. Yoo, H.Y. Jeon, M.S. Yang, S.J. Chung, D. Kim, B.H. Ham, K.J. Park, W.D. Kim, S.H. Park, G. Song, Y.H. Kim, M.S. Kang, K.H. Hwang, C.H. Park, J.H. Lee, D.W. Kim, S.M. Jung, H.K. Kang, 3nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications, in: 2018 IEEE International Electron Devices Meeting (IEDM), 2018, pp. 28.27.21-28.27.24.10.1109/IEDM.2018.8614629 ↗

5. S. Barraud, B. Previtali, C. Vizioz, J.M. Hartmann, J. Sturm, J. Lassarre, C. Perrot, P. Rodriguez, V. Loup, A. Magalhaes-Lucas, R. Kies, G. Romano, M. Cassé, N. Bernier, A. Jannaud, A. Grenier, F. Andrieu, 7-Levels-Stacked Nanosheet GAA Transistors for High Performance Computing, 2020 IEEE Symposium on VLSI Technology, (2020) pp. 1-2.10.1109/VLSITechnology18217.2020.9265025 ↗

6. H. Mertens, R. Ritzenthaler, A.Y. Hikavyy, M.S. Kim, Z. Tao, K. Wostyn, S.A. Chew, A. De Keersgieter, G. Mannaert, E. Rosseel, T. Schram, K. Devriendt, D. Tsvetanova, H. Dekkers, S. Demuynck, A.V. Chasin, E. Van Besien, A. Dangol, S. Godny, B. Douhard, N. Bosman, O. Richard, J. Geypen, H. Bender, K. Barla, D. Mocuta, N. Horiguchi, A.V.-Y. Thean, Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates, 2016 IEEE Symposium on VLSI Technology, (2016) pp. 1-2.10.1109/VLSIT.2016.7573416 ↗

7. Nanowire transistors without junctions10.1038/nnano.2010.15 ↗

8. C.Y. Huang, G.H. Dewey, E.M. Mannebach, A. Phan, P. Morrow, W. Rachmady, I.-C. Tung, N. Thomas, U.S. Alaan, R. Paul, N.A. Kabir, B. Krist, A. Oni, M. Mehta, M.K. Harper, P. Nguyen, R. Keech, S. Vishwanath, K.L. Cheong, J. Kang, A.D. Lilak, M. Metz, S.B. Clendenning, B. Turkot, R. Schenker, H.J. Yoo, M. Radosavljevic, J.T. Kavalieros, 3-D Self-aligned Stacked NMOS-on-PMOS Nanoribbon Transistors for Continued Moore’s Law Scaling, 2020 IEEE International Electron Devices Meeting (IEDM), (2020) pp. 20.26.21-20.26.24.10.1109/IEDM13553.2020.9372066 ↗

9. Three-dimensional monolithic integration of III–V and Si(Ge) FETs for hybrid CMOS and beyond10.7567/JJAP.56.04CA05 ↗

10. Three-dimensional integration of nanotechnologies for computing and data storage on a single chip10.1038/nature22994 ↗

11. Heterogeneous and monolithic 3D integration of III-V-based radio frequency devices on Si CMOS circuits10.1021/acsnano.2c00334 ↗

12. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's10.1109/16.249433 ↗

13. M.T. Bohr, Ieee, Interconnect scaling - The real limiter to high performance ULSI, in: 1995 International Electron Devices Meeting, I E E E, Washington, Dc, 1995, pp. 241-244.10.1109/IEDM.1995.499187 ↗

14. (Invited) 3D monolithic integration10.1149/08508.0125ecst ↗

15. FDSOI bottom MOSFETs stability versus top transistor thermal budget featuring 3D monolithic integration10.1016/j.sse.2015.05.005 ↗

16. Unprecedented uniform 3D growth integration of 10-layer stacked Si nanowires on tightly confined sidewall grooves10.1021/acs.nanolett.0c02950 ↗

17. Monolithic integration of a silicon nanowire field-effect transistors array on a complementary metal-oxide semiconductor chip for biochemical sensor applications10.1021/acs.analchem.5b02604 ↗

18. 25th anniversary article: semiconductor nanowires–synthesis, characterization, and applications10.1002/adma.201305929 ↗

19. Vapor-liquid-solid growth of small- and uniform-diameter silicon nanowires at low temperature from Si2H610.1143/APEX.1.014003 ↗

20. Synthesis and fabrication of high-performance n-type silicon nanowire transistors10.1002/adma.200400472 ↗

21. Unexpected phosphorus doping routine of planar silicon nanowires for integrating CMOS logics10.1039/D1NR03014K ↗

22. Printable parallel arrays of Si nanowire Schottky-barrier-FETs with tunable polarity for complementary logic10.1109/TNANO.2016.2542525 ↗

23. Controlling the sensing properties of silicon nanowires via the bonds nearest to the silicon nanowire surface10.1021/acsami.5b01721 ↗

24. Silicon nanowire-based devices for gas-phase sensing10.3390/s140100245 ↗

25. Silicon nanowire electromechanical switches for logic device application10.1088/0957-4484/18/31/315202 ↗

26. Discrete charge states in nanowire flash memory with multiple Ta2O5 charge-trapping stacks10.1063/1.4883717 ↗

27. Chemical vapor deposition growth of silicon nanowires with diameter smaller than 5 nm10.1021/acsomega.9b01488 ↗

28. Epitaxial growth of silicon nanowires using an aluminium catalyst10.1038/nnano.2006.133 ↗

29. Growth of silicon nanowires via gold/silane vapor-liquid-solid reaction10.1116/1.589291 ↗

30. An in-plane solid-liquid-solid growth mode for self-avoiding lateral silicon nanowires10.1103/PhysRevLett.102.125501 ↗

31. Growth mechanism and dynamics of in-plane solid-liquid-solid silicon nanowires10.1103/PhysRevB.81.085323 ↗

32. L. Yu, M. Oudwan, O. Moustapha, F. Fortuna, P.R.i. Cabarrocas, Guided growth of in-plane silicon nanowires, Applied Physics Letters, vol. 95 (2009) p. 113106.10.1063/1.3227667 ↗

33. M. Xu, Z. Xue, L. Yu, S. Qian, Z. Fan, J. Wang, J. Xu, Y. Shi, K. Chen, P. Roca i Cabarrocas, Operating principles of in-plane silicon nanowires at simple step-edges, Nanoscale, vol. 7 (2015) pp. 5197-5202.10.1039/C4NR06531J ↗

34. M. Xu, J. Wang, Z. Xue, J. Wang, P. Feng, L. Yu, J. Xu, Y. Shi, K. Chen, P. Roca i Cabarrocas, High performance transparent in-plane silicon nanowire Fin-TFTs via a robust nano-droplet-scanning crystallization dynamics, Nanoscale, vol. 9 (2017) pp. 10350-10357.10.1039/C7NR02825C ↗

35. Monolithic integration of silicon nanowire networks as a soft wafer for highly stretchable and transparent electronics10.1021/acs.nanolett.9b02291 ↗

36. Highly stretchable high-performance silicon nanowire field effect transistors integrated on elastomer substrates10.1002/advs.202105623 ↗

37. Ultra-confined catalytic growth integration of sub-10 nm 3D stacked silicon nanowires via a self-delimited droplet formation strategy10.1002/smll.202204390 ↗

38. Benchmarking of FinFET, nanosheet, and nanowire FET architectures for future technology nodes10.1109/ACCESS.2020.2980925 ↗

39. In situ analysis of catalyst composition during gold catalyzed GaAs nanowire growth10.1038/s41467-019-12437-6 ↗

40. Role of surface energy in the vapor–liquid–solid growth of silicon10.1023/A:1025588601262 ↗

41. Preferential interface nucleation: An expansion of the VLS growth mechanism for nanowires10.1002/adma.200800440 ↗