Efficient Cu/SiO2 hybrid bonding through alkaline surface modification for 3D IC integration
Bibliographic record
Abstract
No abstract is available for this record. The assistant can identify its topic from the title, but cannot infer the study’s results.
Source: Not provided · Quality: missing
Research context
OpenAlex topics: 3D IC and TSV technologies · Additive Manufacturing and 3D Printing Technologies · Electronic Packaging and Soldering Technologies
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (36)
Show source-provided references
1. Y. Chen, C. Yang, C. Kuo, M. Chen, C. Tung, W. Chiou, D. Yu, Ultra high density SoIC with sub-micron bond pitch, in: 2020 IEEE 70th Electronic Components and Technology Conference (ECTC), IEEE, 2020, pp. 576-581.10.1109/ECTC32862.2020.00096 ↗
2. M.-F. Chen, F.-C. Chen, W.-C. Chiou, C. Doug, System on integrated chips (SoIC (TM) for 3D heterogeneous integration, in: 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), IEEE, 2019, pp. 594-599.10.1109/ECTC.2019.00095 ↗
3. More than moore10.1038/530144a ↗
4. 3D packaging and Moore’s Law
5. C. Yu, The 3rd dimension-more life for Moore's law, in: 2006 International Microsystems, Package, Assembly Conference Taiwan, IEEE, 2006, pp. 1-6.10.1109/IMPACT.2006.312181 ↗
6. Moore’s law: the journey ahead10.1126/science.ade2191 ↗
7. 3D architectures: from 3D integration technologies to complex MPSoC architectures10.1007/978-94-007-1125-9_15 ↗
8. J. Abdilla, U. Bayer, R. Boomsma, S. Bulacher, A. Kalss, S. Martin, H. Meixner, T. Moura, H. Selhofer, W. Voegele, Thermo compression bonding for large dies under protective atmosphere, in: 2020 IEEE 70th Electronic Components and Technology Conference (ECTC), IEEE, 2020, pp. 1277-1288.10.1109/ECTC32862.2020.00202 ↗
9. S.-W. Kim, F. Fodor, N. Heylen, S. Iacovo, J. De Vos, A. Miller, G. Beyer, E. Beyne, Novel Cu/SiCN surface topography control for 1 μm pitch hybrid wafer-to-wafer bonding, in: 2020 IEEE 70th Electronic Components and Technology Conference (ECTC), IEEE, 2020, pp. 216-222.10.1109/ECTC32862.2020.00046 ↗
10. Cu–SiO2 hybrid bonding, Handbook of 3D
11. Recent progress on bumpless Cu/SiO2 hybrid bonding for 3D heterogeneous integration10.1108/MI-07-2022-0121 ↗
12. Low-temperature Cu/SiO2 hybrid bonding with low contact resistance using (111)-oriented Cu surfaces10.3390/ma15051888 ↗
13. T. Shirasaka, T. Okuda, T. Shibata, S. Yoneda, D. Matsukawa, M. Mariappan, M. Koyanagi, T. Fukushima, Comprehensive study on advanced chip on wafer hybrid bonding with copper/polyimide systems, in: 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), IEEE, 2022, pp. 317-323.10.1109/ECTC51906.2022.00059 ↗
14. Low temperature SoIC bonding and stacking technology for 12-/16-Hi high bandwidth memory (HBM)10.1109/TED.2020.3021358 ↗
15. Y. Kagawa, T. Kamibayashi, Y. Yamano, K. Nishio, A. Sakamoto, T. Yamada, K. Shimizu, T. Hirano, H. Iwamoto, Development of face-to-face and face-to-back ultra-fine pitch Cu-Cu hybrid bonding, in: 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), IEEE, 2022, pp. 306-311.10.1109/ECTC51906.2022.00057 ↗
16. M. Chen, C. Lin, E. Liao, W. Chiou, C. Kuo, C. Hu, C. Tsai, C. Wang, D. Yu, SoIC for low-temperature, multi-layer 3D memory integration, in: 2020 IEEE 70th Electronic Components and Technology Conference (ECTC), IEEE, 2020, pp. 855-860.10.1109/ECTC32862.2020.00139 ↗
17. S. Liang, G.C. Wu, K. Yee, C. Wang, J.J. Cui, C. Douglas, High performance and energy efficient computing with advanced soic™ scaling, in: 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), IEEE, 2022, pp. 1090-1094.10.1109/ECTC51906.2022.00176 ↗
18. C. Hu, M. Chen, W. Chiou, C. Doug, 3D multi-chip integration with system on integrated chips (SoIC™), in: 2019 Symposium on VLSI Technology, IEEE, 2019, pp. T20-T21.10.23919/VLSIT.2019.8776486 ↗
19. V. Chidambaram, Y.W. Leong, Q. Ren, Wafer Level Fine-Pitch Hybrid Bonding: Challenges and Remedies, in: 2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC), IEEE, 2020, pp. 459-463.10.1109/EPTC50525.2020.9315002 ↗
20. Cu CMP process development and characterization of Cu dishing with 1.8 μm Cu pad and 3.6 μm pitch in Cu/SiO2 hybrid bonding10.7567/1347-4065/ab17c4 ↗
21. G.S. Selwyn, Plasma particulate contamination control. I. Transport and process effects, Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena, 9 (1991) 3487-3492.10.1116/1.585829 ↗
22. I n situ plasma contamination measurements by HeNe laser light scattering: A case study10.1116/1.576838 ↗
23. Reduction of particle contamination in plasma-etching equipment by dehydration of chamber wall10.1143/JJAP.47.3630 ↗
24. Low-temperature Co-hydroxylated Cu/SiO2 hybrid bonding strategy for a memory-centric chip architecture10.1021/acsami.1c09796 ↗
25. Combined surface-activated bonding technique for low-temperature hydrophilic direct wafer bonding10.7567/JJAP.55.04EC02 ↗
26. Low-temperature direct copper-to-copper bonding enabled by creep on (111) surfaces of nanotwinned Cu10.1038/srep09734 ↗
27. Comparison of oxidation in uni-directionally and randomly oriented Cu films for low temperature Cu-to-Cu direct bonding10.1038/s41598-018-28812-0 ↗
28. Semiconductor wafer bonding10.1146/annurev.matsci.28.1.215 ↗
29. V. Chidambaram, P. Lianto, X. Wang, G. See, N. Wiswell, M. Kawano, Dielectric materials characterization for hybrid bonding, in: 2021 IEEE 71st electronic components and technology conference (ECTC), IEEE, 2021, pp. 426-431.10.1109/ECTC32696.2021.00078 ↗
30. Oxygen plasma and humidity dependent surface analysis of silicon, silicon dioxide and glass for direct wafer bonding10.1149/2.007312jss ↗
31. Electrochemical behaviors of nonstoichiometric silicon suboxides (SiOx) film prepared by reactive evaporation for lithium rechargeable batteries10.1016/j.jpowsour.2013.02.077 ↗
32. Investigation of nitric oxide and Ar annealed SiO 2/SiC interfaces by x-ray photoelectron spectroscopy10.1063/1.371363 ↗
33. Cu-SiO2 hybrid bonding simulation including surface roughness and viscoplastic material modeling: a critical comparison of 2D and 3D modeling approach10.1016/j.microrel.2018.05.005 ↗
34. Y. Beilliard, S. Moreau, L. Di Cioccio, P. Coudrain, G. Romano, A. Nowodzinski, F. Aussenac, P.-h. Jouneau, E. Rolland, T. Signamarcheix, Advances toward reliable high density Cu-Cu interconnects by Cu-SiO 2 direct hybrid bonding, in: 2014 international 3D systems integration conference (3DIC), IEEE, 2014, pp. 1-8.10.1109/3DIC.2014.7274306 ↗
35. L. Peng, H. Li, D. Lim, G. Lo, D. Kwong, C. Tan, High density bump-less Cu-Cu bonding with enhanced quality achieved by pre-bonding temporary passivation for 3D wafer stacking, in: Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, IEEE, 2011, pp. 1-2.10.1109/VTSA.2011.5872226 ↗
36. Wafer-on-wafer stacking by bumpless Cu–Cu bonding and its electrical characteristics10.1109/LED.2011.2141110 ↗