journal article·2024-11-21Open access

A Fully Integrated High Linearity CMOS Dual-Band Power Amplifier for WLAN Applications in 55-Nm CMOS

Haoyu Shen, Bin Wu

Applied Sciences· Volume 14· Issue 23

Abstract

This paper presents a dual-band fully integrated high linearity CMOS power amplifier (PA). The PA employs a reconfigurable transformer in the input matching network to achieve low reflection coefficient across both bands, demonstrating significant flexibility in the design of dual-band power amplifiers with high output powers. Additionally, a detailed design methodology for the dual-band matching network is introduced. By utilizing this methodology, the PA has been designed using 55 nm CMOS technology. For continuous-wave operation, the PA achieves a saturated power (Psat) of 28.03 dBm and 27.5–28.2 dBm, with power-added efficiency (PAE) of 33.2% and 24.6–31.1%, in the 2.4 GHz and 5 GHz WLAN bands, respectively. Concurrently, the PA power cells, which employ multi-gate transistor (MGTR) technology, achieve an intermodulation distortion (IMD3) of below 30 dBc at an output power of 15 dBm in both the 2.4 GHz and 5 GHz WLAN bands. The proposed PA outperforms other dual-band or multi-band PAs in terms of output power and exhibits great potential for WLAN applications.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Radio Frequency Integrated Circuit Design · Advanced Power Amplifier Design · Microwave Engineering and Waveguides

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China

School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing 100049, China

Zhejiang CASEMIC Electronics Technology Co., Ltd., Hangzhou 310051, China

Funding

Hangzhou Science and Technology Development

References (31)

Show source-provided references
1. A Fully Integrated IEEE 802.15.4/4z-Compliant UWB System-on-Chip RF Transceiver Supporting Precision Positioning in a CMOS 28-nm Process10.1109/JSSC.2023.3317433 ↗
2. NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution10.1109/JSSC.2020.3012742 ↗
3. A Digital-Intensive Extended-Range Dual-Mode BLE5.0 and IEEE802.15.4 Transceiver SoC10.1109/TMTT.2020.2986454 ↗
4. A 2.85-mm2 Wideband RF Transceiver in 40-nm CMOS for IoT Micro-Hub Applications10.1109/TCSI.2023.3290321 ↗
5. A S-band switchless bi-directional transceiver with a 52% fractional bandwidth in CMOS technology10.1016/j.mejo.2023.106036 ↗
6. Andersen, N., Bagga, S., Michaelsen, J.A., Hjortland, H.A., Leene, L., Skår, T., and Wisland, D.T. (2024, January 18–22). 4.1 A 79.7μW Two-Transceiver Direct-RF 7.875GHz UWB Radar SoC in 40nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.10.1109/ISSCC49657.2024.10454396 ↗
7. Dual-Band 802.11ax Transceiver Design With 1024-QAM and 160-MHz CBW Support10.1109/LSSC.2023.3268136 ↗
8. Lu, E., Li, W.K., Deng, Z., Rostami, E., Wu, P.A., Chang, K.M., and Shanaa, O. (2020, January 16–20). 10.4 A 4×4 Dual-Band Dual-Concurrent WiFi 802.11ax Transceiver with Integrated LNA, PA and T/R Switch Achieving +20dBm 1024-QAM MCS11 P out and −43dB EVM Floor in 55nm CMOS. Proceedings of the IEEE Solid-state Circuits Conference Digest of Technical Papers, San Francisco, CA, USA.10.1109/ISSCC19947.2020.9063127 ↗
9. Lee, J., Jang, J., Lee, W., Suh, B., Yoo, H., Park, B., and Yoo, S. (2024, January 18–22). 4.2 A Tri-Band Dual-Concurrent Wi-Fi 802.11be Transceiver Achieving -46dB TX/RX EVM Floor at 7.1GHz for a 4K-QAM 320MHz Signal. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.10.1109/ISSCC49657.2024.10454333 ↗
10. A Fully Integrated 27dBm Dual-Band All-Digital Polar Transmitter Supporting 160MHz for WiFi 6 Applications10.1109/JSSC.2020.3024973 ↗
11. Khamaisi, B., Ben-Haim, D., Nazimov, A., Ben-Bassat, A., Gross, S., Shay, N., and Degani, O. (2022, January 20–26). A 16nm, +28dBm Dual-Band All-Digital Polar Transmitter Based on 4-core Digital PA for Wi-Fi6E Applications. Proceedings of the IEEE Solid-state Circuits Conference Digest of Technical Papers, San Francisco, CA, USA.10.1109/ISSCC42614.2022.9731624 ↗
12. A 8–12 GHz power amplifier with high out-of-band rejection10.1016/j.mejo.2023.106084 ↗
13. Broadband fully integrated GaN power amplifier with minmum-inductance BPF matching and two-transistors AM-PM compensation10.1109/TCSI.2020.3002395 ↗
14. A 2.4–6 GHz Broadband GaN Power Amplifier for 802.11ax Application10.1109/TCSI.2021.3073345 ↗
15. A Broadband Fully Integrated Power Amplifier Using Waveform Shaping Multi-Resonance Harmonic Matching Network10.1109/TCSI.2021.3095708 ↗
16. Design approach for implementation of class-J broadband power amplifiers using synthesized band-pass and low pass matching topology10.1109/TMTT.2017.2711021 ↗
17. Reconfigurable 2.4/5.0-GHz Dual-Band CMOS Power Amplifier for WLAN 802.11ax10.1109/TCSI.2024.3385483 ↗
18. Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power Amplifier for 5G Communication Radios10.1109/TMTT.2021.3122533 ↗
19. A two-stage S-/X-band CMOS power amplifier for high-resolution radar transceivers10.1109/LMWC.2018.2839646 ↗
20. A Triple-Band CMOS Power Amplifier Using Multi-Band and Switchable Matching Network for Wireless Mobile10.1109/TMTT.2019.2931899 ↗
21. A 25-GHz Power Amplifier Using Three-Stage Antiphase Linearization in Bulk 65-nm CMOS Technology10.1109/LMWC.2020.2984949 ↗
22. A 28-GHz CMOS Power Amplifier Linearized by Dynamic Conductance Control and Body Carrier Injection10.1109/LMWC.2021.3083284 ↗
23. A 919 MHz—923 MHz, 21 dBm CMOS Power Amplifier with Bias Modulation Linearization Technique Achieving PAE of 29% for LoRa Application10.1109/ACCESS.2022.3193689 ↗
24. A WLAN RF CMOS PA with large-signal MGTR method10.1109/TMTT.2013.2244228 ↗
25. Pozar, D.M. (2006). Microwave Engineering, Wiley.
26. Theory and Design of Impedance Matching Network Utilizing a Lossy On-Chip Transformer10.1109/ACCESS.2019.2943512 ↗
27. A high power and highly linear CMOS switched capacitor10.1109/LMWC.2010.2068282 ↗
28. Reconfigurable 2.4-/5-GHz Dual-Band Transmitter Front-End Supporting 1024-QAM for WLAN 802.11ax Application in 40-nm CMOS10.1109/TMTT.2020.2990460 ↗
29. Singh, R., and Paramesh, J. (2017, January 4–6). A digitally-tuned triple-band transformer power combiner for CMOS power amplifiers. In Proceeding of the IEEE Radio Frequency Integrated Circuits Symposium, Honolulu, HI, USA.10.1109/RFIC.2017.7969085 ↗
30. Single-Chip CMOS Reconfigurable Dual Band Tri-Mode High-Efficiency RF Amplifier Design
31. A dual-band class-E power amplifier with concurrent matching network in 0.18-mu m CMOS10.1002/mop.31220 ↗