A Conclusive Algorithm with Kink Effects for Fitting 3-D FinFET and Planar MOSFET Characteristic Curves
Source abstract
Abstract
FinFET transistors with fin channel lengths of 160 nm and 2000 nm and a planar MOSFET transistor with channel lengths of 180 nm and 90 nm are presented with characteristic curves at various Gate biases. A finalized algorithm with kink effects was effectively responsible for addressing the field effect transistors. The algorithm included the modified conventional current–voltage formula and a nonlinear heat-associated kink solution which was simplified as a Gaussian form. Three parameters in the modified model included kN (which was related with channel width, channel length, and gate oxide capacitor, and was proportional to the mobility of carriers), Vth (threshold voltage), and λ (the inverse of early voltage). Those parameters were determined to minimize the discrepancies between the measured data and the fitting values, but left kinks located at around (VGS-Vth), which were deliberately eliminated by the Gaussian form because of the agitation of thermal kink effects. The whole fitting was made to be as close as possible to the as-measured IDS-VDS. In the meantime, those determined parameters were physically meaningful after the analysis had been performed.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · 3D IC and TSV technologies · Advancements in Photolithography Techniques
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Electronic Engineering, Ming Hsin University of Science and Technology, Hsinchu County 30401, Taiwan
Department of Electronic Physics, National Yang-Ming Chiao-Tung University, Hsinchu City 300, Taiwan
Department of Physics, National Changhua University of Education, Changhua City 500207, Taiwan
References (22)
Show source-provided references
1. Room to high temperature measurements of flexible SOI FinFETs with sub-20-nm fins10.1109/TED.2014.2360659 ↗
2. Wang, F., Xie, Y., Bernstein, K., and Luo, Y. (2006, January 2–3). Dependability analysis of nano-scale FinFET circuits. Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI’06), Karlsruhe, Germany.
3. Sub-50 nm P-channel FinFET10.1109/16.918235 ↗
4. On the MOSFET Threshold Voltage Extraction by Transconductance and Transconductance-to-Current Ratio Change Methods: Part II-Effect of Drain Voltage10.1109/TED.2011.2168227 ↗
5. Self-heating effects and analog performance optimization of Fin-type field-effect transistors10.7567/JJAP.52.04CC03 ↗
6. Saitoh, M., Yasutake, N., Nakabayashi, Y., Uchida, K., and Numata, T. (2009, January 7–9). Understanding of strain effects on high-field carrier velocity in (100) and (110) CMOSFETs under quasi-ballistic transport. Proceedings of the 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, USA, Baltimore, MD, USA.10.1109/IEDM.2009.5424318 ↗
7. Chen, C.W., Wang, S.J., Hsieh, W.C., Chen, J.M., Jong, T., Lan, W.H., and Wang, M.C. (2020). Q-factor Performance of 28 nm-node High-k Gate Dielectric under DPN Treatment at Different Annealing Temperatures. Electronics, 9.10.3390/electronics9122086 ↗
8. Three-Dimensional TID Hardening Design for 14 nm Node SOI FinFETs10.3390/eng2040039 ↗
9. Song, Y.S., Tayal, S., Rahi, S.B., Kim, J.H., Upadhyay, A.K., and Park, B.-G. (2022, January 13–15). Thermal-Aware IC Chip Design by Combining High Thermal Conductivity Materials and GAA MOSFET. Proceedings of the 2022 5th International Conference on Circuits, Systems and Simulation (ICCSS), Nanjing, China.10.1109/ICCSS55260.2022.9802341 ↗
10. Purely analytical extraction of an improved nonlinear FinFET model including non-quasi-static effects10.1016/j.mee.2009.04.006 ↗
11. Li, Y., Zhao, F., Cheng, X., Liu, H., Zan, Y., Li, J., Zhang, Q., Wu, Z., Luo, J., and Wang, W. (2021). Four-Period Vertically Stacked SiGe/Si Channel FinFET Fabrication and Its Electrical Characteristics. Nanomaterials, 11.10.3390/nano11071689 ↗
12. Reliability challenges of high performance PD SOI CMOS with ultra-thin gate dielectrics10.1016/j.sse.2004.05.003 ↗
13. Fabrication technique of the Si0.5Ge0.5 Fin for the high mobility channel FinFET device10.1088/1361-6641/ab74f1 ↗
14. Lee, J., Park, T., Ahn, H., Kwak, J., Moon, T., and Shin, C. (2021). Prediction Model for Random Variation in FinFET Induced by Line-Edge-Roughness (LER). Electronics, 10.10.3390/electronics10040455 ↗
15. Van Zeghbroeck, B. (2002, February 28). Priciples of Semiconductor Devices, Chapter 7.6 Advanced MOSFET Issues. Available online: https://truenano.com/PSD20/chapter7/ch7_6.htm.
16. Yang, H.-C., and Chi, S.-C. (2022). Process Corresponding Implications Associated with a Conclusive Model-Fit Current-Voltage Characteristic Curves. Appl. Sci., 12.10.3390/app12010462 ↗
17. Yang, H.-C., Chi, S.-C., and Liao, W.S. (2022). Comparison of Fitting Current–Voltage Characteristics Curves of FinFET Transistors with Various Fixed Parameter. Appl. Sci., 12.10.3390/app122010519 ↗
18. Ryder, L.H. (1985). The sine-Gordon kink. Quantum Field Theory, Press Syndicate of the University of Cambridge.
19. Phonon transport in silicon, influence of the dispersion properties choice on the description of the anharmonics resistive mechanisms10.1140/epjb/e2008-00464-6 ↗
20. Kang, S.-M., and Leblebici, Y. (1996). CMOS Digital Integrated Circuits: Analysis and Design, Chapter 4 Modeling of MOS Transistors Using SPICE, McGRAW-Hill.
21. Yang, H.-C., and Chi, S.-C. (2023). Conclusive Model-Fit Current Voltage Characteristic Curves with Kink Effects. Appl. Sci., 13.10.20944/preprints202307.0933.v1 ↗
22. The Effects of Thickness of Source/Drain Fin on P-Channel FinFET Devices and the Corresponding Quantum Effects10.1166/nnl.2014.1674 ↗