Design and Optimization of a Petri Net-Based Concurrent Control System toward a Reduction in the Resources in a Field-Programmable Gate Array
Source abstract
Abstract
A novel design technique of a Petri net-based concurrent control system is proposed in this paper. The idea is oriented on the effective implementation of the system within the FPGA device. In order to reduce the resources of the targeted device, the concurrent control system is optimized by the use of the authors’ techniques. The complete design flow is shown, including the modeling of the system by an interpreted Petri net, its further transformation to the hardware description language, adequate logic optimization, and final implementation within the destination FPGA. The presented method is explained by a case study example of the photovoltaic control system and compared with the already known technique. The performed experiments indicated a very high effectiveness of the proposed technique. It is shown that the photovoltaic control system designed according to the presented method reduces the logic resources of the destination FPGA device by up to 28%.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Petri Nets in System Modeling · Real-Time Systems Scheduling · Embedded Systems Design Techniques
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Digital Systems, Silesian University of Technology, Akademicka 2A, 44-100 Gliwice, Poland
Institute of Control and Computation Engineering, University of Zielona Góra, Prof. Z. Szafrana 2, 65-516 Zielona Góra, Poland
Department of Graphics, Computer Vision and Digital Systems, Silesian University of Technology, Akademicka 2A, 44-100 Gliwice, Poland
Funding
National Science Centre · Silesian University of Technology
References (96)
Show source-provided references
1. Girault, C., and Valk, R. (2003). Petri Nets for Systems Engineering: A Guide to Modeling, Verification, and Applications, Springer.10.1007/978-3-662-05324-9 ↗
2. Reisig, W., and Rozenberg, G. (1998). Lectures on Petri Nets I: Basic Models: Advances in Petri Nets, Springer. Lecture Notes in Computer Science, Lect. Notes Computer. Tutorial.10.1007/3-540-65306-6 ↗
3. Zhou, M. (1995). Computer Aided Design of Logic Controllers with Petri Nets. Petri Nets in Flexible and Agile Automation, Springer.10.1007/978-1-4615-2231-7 ↗
4. A Feasible Schedule for Parallel Assembly Tasks in Flexible Manufacturing Systems10.34768/amcs-2022-0005 ↗
5. Design Optimization of the Petri Net-Based Production Process Supported by Additive Manufacturing Technologies
6. Wiśniewski, R., Patalas-Maliszewska, J., Wojnakowski, M., and Topczak, M. (2022, January 9–12). Interpreted Petri Nets in Modelling and Analysis of Physical Resilient Manufacturing Systems. Proceedings of the 2022 IEEE International Conference on Systems, Man, and Cybernetics (SMC), Prague, Czech Republic.10.1109/SMC53654.2022.9945341 ↗
7. Rybarczyk, A., Formanowicz, D., Radom, M., and Formanowicz, P. (2023). Cholesterol Metabolism Pathways Disturbances in Atherosclerosis—Analyses Using Stochastic Petri Net-Based Model. Appl. Sci., 13.10.3390/app13106149 ↗
8. Lee, E.A., and Seshia, S.A. (2016). Introduction to Embedded Systems: A Cyber-Physical Systems Approach, The MIT Press. [2nd ed.].
9. Liu, L., Pu, Y., Liu, Z., and Liu, J. (2023). Analysis of Green Closed-Loop Supply Chain Efficiency under Generalized Stochastic Petri Nets. Sustainability, 15.10.3390/su151713181 ↗
10. Dynamic Assignment of Roles and Users for Business Processes Under Security Requirements10.1109/TII.2023.3240568 ↗
11. Patalas-Maliszewska, J., Wiśniewski, R., Topczak, M., and Wojnakowski, M. (2022, January 18–23). Modelling of the Effectiveness of Integrating Additive Manufacturing Technologies into Petri Net-Based Manufacturing Systems. Proceedings of the 2022 IEEE International Conference on Fuzzy Systems (FUZZ-IEEE), Padua, Italy.10.1109/FUZZ-IEEE55066.2022.9882766 ↗
12. Karatkevich, A. (2007). Dynamic Analysis of Petri Net-Based Discrete Systems, Springer. Lecture Notes in Control and Information Sciences.
13. Wiśniewski, R. (2017). Prototyping of Concurrent Control Systems Implemented in FPGA Devices, Springer International Publishing. Advances in Industrial Control.10.1007/978-3-319-45811-3 ↗
14. Two-Stage Method for Synthesizing Liveness-Enforcing Supervisors for Flexible Manufacturing Systems Using Petri Nets10.1109/TII.2006.885185 ↗
15. Low-Cost FPGA Hardware Implementation of Matrix Converter Switch Control
16. Park, J.J., Jong, H., Stojmenovic, I., Jeong, H.Y., and Yi, G. (2015, January 20–22). Formal Specification of Malware Models in the Form of Colored Petri Nets. Proceedings of the Computer Science and Its Applications, Wuhan, China.
17. Using the Time Petri Net Formalism for Specification, Validation, and Code Generation in Robot-Control Applications10.1177/02783640022066743 ↗
18. Grobelna, I., and Karatkevich, A. (2021). Challenges in Application of Petri Nets in Manufacturing Systems. Electronics, 10.10.3390/electronics10182305 ↗
19. Wisniewski, R., Bazydło, G., Gomes, L., Costa, A., and Wojnakowski, M. (2019, January 14–17). Analysis and Design Automation of Cyber-Physical System with Hippo and IOPT-Tools. Proceedings of the IECON 2019—45th Annual Conference of the IEEE Industrial Electronics Society, Lisbon, Portugal.10.1109/IECON.2019.8926692 ↗
20. Camarinha-Matos, L.M. (July, January 29). Hippo-CPS: Verification of Boundedness, Safeness and Liveness of Petri Net-Based Cyber-Physical Systems. Proceedings of the Technological Innovation for Digitalization and Virtualization, Caparica, Portugal.
21. Prototyping of Concurrent Control Systems With Application of Petri Nets and Comparability Graphs10.1109/TCST.2017.2692204 ↗
22. Voss, K., Genrich, H.J., and Rozenberg, G. (1987). Applying Petri Net Based Models in the Design of Systems. Concurrency and Nets: Advances in Petri Nets, Springer.10.1007/978-3-642-72822-8 ↗
23. Wiśniewski, R., Patalas-Maliszewska, J., Wojnakowski, M., Topczak, M., and Zhou, M. (2023, January 1–4). Fast Verification of Petri Net-Based Model of Industrial Decision-Making Systems: A Case Study. Proceedings of the 2023 IEEE International Conference on Systems, Man, and Cybernetics (SMC), Oahu, HI, USA.10.1109/SMC53992.2023.10394156 ↗
24. van der Aalst, W., Desel, J., and Oberweis, A. (2000). Workflow Verification: Finding Control-Flow Errors Using Petri-Net-Based Techniques. Business Process Management: Models, Techniques, and Empirical Studies, Springer. Lecture Notes in Computer Science.10.1007/3-540-45594-9_11 ↗
25. Best, E., Devillers, R., and Koutny, M. (2001). Petri Net Algebra, Springer.10.1007/978-3-662-04457-5 ↗
26. Arai, K., Kapoor, S., and Bhatia, R. (2020, January 16–17). Analysis of Structural Liveness and Boundedness in Weighted Free-Choice Net Based on Circuit Flow Values. Proceedings of the Intelligent Computing, London, UK.
27. David, R., and Alla, H. (2010). Bases of Petri Nets. Discrete, Continuous, and Hybrid Petri Nets, Springer.10.1007/978-3-642-10669-9 ↗
28. Wojnakowski, M., Wiśniewski, R., and Popławski, M. (2022, January 26–29). Bounded and Place Invariant-Covered Petri Nets for Cyber-Physical Systems Specification. Proceedings of the AIP Conference Proceedings, Virtual.
29. Analysis of Safeness in a Petri Net-Based Specification of the Control Part of Cyber-Physical Systems
30. Yakovlev, A., Gomes, L., and Lavagno, L. (2000). Hardware Design and Petri Nets, Springer.10.1007/978-1-4757-3143-9 ↗
31. Camarinha-Matos, L.M., Ferreira, P., and Brito, G. (2021, January 7–9). Verification of the Boundedness Property in a Petri Net-Based Specification of the Control Part of Cyber-Physical Systems. Proceedings of the Technological Innovation for Applied AI Systems, Costa de Caparica, Portugal.
32. Grobelna, I., Wiśniewski, R., and Wojnakowski, M. (2019, January 14–17). Specification of Cyber-Physical Systems with the Application of Interpreted Nets. Proceedings of the IECON 2019—45th Annual Conference of the IEEE Industrial Electronics Society, Lisbon, Portugal.10.1109/IECON.2019.8926908 ↗
33. Wiśniewski, R., Patalas-Maliszewska, J., Wojnakowski, M., and Topczak, M. (2023). Modeling and Analysis of a Petri Net-Based System Supporting Implementation of Additive Manufacturing Technologies. IEEE Trans. Autom. Sci. Eng., 1–11.10.1109/TASE.2023.3301304 ↗
34. (2023, October 22). Xilinx 7 Series FPGAs Configurable Logic Block User Guide (UG474). Available online: https://docs.xilinx.com/v/u/en-US/ug474_7Series_CLB.
35. Petri Net-Based Specification of Cyber-Physical Systems Oriented to Control Direct Matrix Converters With Space Vector Modulation10.1109/ACCESS.2019.2899316 ↗
36. FPGA Based Industrial Ethernet Network Analyser for Real-Time Systems Providing Openness for Industry 4.010.1080/17517575.2021.1948613 ↗
37. Bazydło, G. (2023). Designing Reconfigurable Cyber-Physical Systems Using Unified Modeling Language. Energies, 16.10.3390/en16031273 ↗
38. Dynamic Partial Reconfiguration of Concurrent Control Systems Specified by Petri Nets and Implemented in Xilinx FPGA Devices10.1109/ACCESS.2018.2836858 ↗
39. Dynamic Partial Reconfiguration of Concurrent Control Systems Implemented in FPGA Devices10.1109/TII.2017.2702564 ↗
40. An FPGA Flies on Mars (2024, June 11). EEJournal 2022. Available online: https://www.eejournal.com/article/an-fpga-flies-on-mars/.
41. Wiśniewski, R., Wojnakowski, M., and Li, Z. (2023). Design and Verification of Petri-Net-Based Cyber-Physical Systems Oriented toward Implementation in Field-Programmable Gate Arrays—A Case Study Example. Energies, 16.10.3390/en16010067 ↗
42. Costa, A., Gomes, L., Barros, J.P., Oliveira, J., and Reis, T. (2008, January 10–13). Petri Nets Tools Framework Supporting FPGA-Based Controller Implementations. Proceedings of the 2008 34th Annual Conference of IEEE Industrial Electronics, Orlando, FL, USA.10.1109/IECON.2008.4758345 ↗
43. Wiśniewski, R. (2021). Design of Petri Net-Based Cyber-Physical Systems Oriented on the Implementation in Field Programmable Gate Arrays. Energies, 14.10.3390/en14217054 ↗
44. Gomes, L., Costa, A., Barros, J.P., and Lima, P. (2007, January 5–8). From Petri Net Models to VHDL Implementation of Digital Controllers. Proceedings of the IECON 2007—33rd Annual Conference of the IEEE Industrial Electronics Society, Taipei, Taiwan.10.1109/IECON.2007.4460403 ↗
45. The Choice of Decomposition Path Taking Non-Disjoint Decomposition into Account10.1063/1.5079144 ↗
46. Optimization of Synthesis Process Directed at FPGA Circuits with the Usage of Non-Disjoint Decomposition10.1063/1.5012396 ↗
47. Kalogiratou, Z., Monovasilis, T., and Simos, T.E. (2016, January 17–20). Decomposition Synthesis Strategy Directed to FPGA with Special MTBDD Representation. Proceedings of the AIP Conference Proceedings, Athens, Greece.
48. Logic Synthesis for FPGAs Based on Cutting of BDD10.1016/j.micpro.2017.06.010 ↗
49. Rawski, M., Jozwiak, L., Nowicka, M., and Luba, T. (1997, January 1–4). Non-Disjoint Decomposition of Boolean Functions and Its Application in FPGA-Oriented Technology Mapping. Proceedings of the 23rd EUROMICRO Conference: New Frontiers of Information Technology (Cat. No. 97TB100167), Budapest, Hungary.
50. OBDD-Based Function Decomposition: Algorithms and Implementation10.1109/43.511577 ↗
51. Decomposition Elements Dedicated for LUT-Based FPGAs
52. Curtis, H.A. (1962). The Design of Switching Circuits, D.van Nostrand Company.
53. Touili, T., Cook, B., and Jackson, P. (2010, January 15–19). ABC: An Academic Industrial-Strength Verification Tool. Proceedings of the Computer Aided Verification, Edinburgh, UK.10.1007/978-3-642-14295-6 ↗
54. Chen, D., and Cong, J. (2004, January 11–13). DAOmap: A Depth-Optimal Area Optimization Mapping Algorithm for FPGA Designs. Proceedings of the IEEE/ACM International Conference on Computer Aided Design, ICCAD-2004, Washington, DC, USA.
55. Fiser, P., and Schmidt, J. (2012, January 19–21). On Using Permutation of Variables to Improve the Iterative Power of Resynthesis. Proceedings of the 10th International Workshop on Boolean Problems (IWSBP), Freiberg, Germany.
56. Schmidt, J., and Fiser, P. (2009, January 27–29). The Case for a Balanced Decomposition Process. Proceedings of the 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, Patras, Greece.10.1109/DSD.2009.156 ↗
57. DDBDD: Delay-Driven BDD Synthesis for FPGAs10.1109/TCAD.2008.923088 ↗
58. BDD-Based Logic Synthesis for LUT-Based FPGAs10.1145/605440.605442 ↗
59. ALMmap: Technology Mapping for FPGAs with Adaptive Logic Modules10.1109/TCAD.2012.2187525 ↗
60. Chen, S.-L., Hwang, T., and Liu, C.L. (2012, January 16–18). A Technology Mapping Algorithm for CPLD Architectures. Proceedings of the 2002 IEEE International Conference on Field-Programmable Technology, (FPT) Proceedings, Hong Kong, China.
61. Logic Synthesis Based on Decomposition for CPLDs10.1016/j.micpro.2009.11.002 ↗
62. Kalogiratou, Z., Monovasilis, T., and Simos, T.E. (2015, January 20–23). Logic Synthesis Strategy Based on BDD Decomposition and PAL-Oriented Optimization. Proceedings of the AIP Conference Proceedings, Athens, Greece.
63. Kubica, M., and Kania, D. (2019). Graph of Outputs in the Process of Synthesis Directed at CPLDs. Mathematics, 7.10.3390/math7121171 ↗
64. BDS: A BDD-Based Logic Optimization System10.1109/TCAD.2002.1013899 ↗
65. Sánchez, F.M., Fungairiño, Y.T., and Alcaide, T.R. (2009, January 12–14). A BDD Proposal for Probabilistic Switching Activity Estimation. Proceedings of the XXIII International Conference on Design of Circuits and Integrated Systems (DCIS), Grenoble, Francia.
66. Methods of Improving Time Efficiency of Decomposition Dedicated at FPGA Structures and Using BDD in the Process of Cyber-Physical Synthesis10.1109/ACCESS.2019.2898230 ↗
67. Berkeley Logic Synthesis Group (2023, November 06). ABC: A System for Sequential Synthesis and Verification. Available online: https://people.eecs.berkeley.edu/~alanmi/abc/.
68. Barzen, B.L.C., Reais-Parsi, A., Hung, E., Kang, M., Mishchenko, A., Greene, J.W., and Wawrzynek, J. (2023, January 17–19). Narrowing the Synthesis Gap: Academic FPGA Synthesis Is Catching Up With the Industry. Proceedings of the 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), Antwerp, Belgium.10.23919/DATE56975.2023.10137310 ↗
69. Shah, D., Hung, E., Wolf, C., Bazanski, S., Gisselquist, D., and Milanovic, M. (May, January 28). Yosys+nextpnr: An Open Source Framework from Verilog to Bitstream for Commercial FPGAs. Proceedings of the 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), San Diego, CA, USA.10.1109/FCCM.2019.00010 ↗
70. Support-Reducing Decomposition for FPGA Mapping10.1109/TCAD.2018.2878187 ↗
71. Strategy of Logic Synthesis Using MTBDD Dedicated to FPGA10.1016/j.vlsi.2018.02.009 ↗
72. A Novel Non-Disjunctive Method for Decomposition of CPLDs
73. Kalogiratou, Z., Monovasilis, T., and Simos, T.E. (2016, January 17–20). Decomposition Time Effectiveness for Various Synthesis Strategies Dedicated to FPGA Structures. Proceedings of the AIP Conference Proceedings, Athens, Greece.
74. Technology mapping of multi-output functions leading to the reduction of dynamic power consumption in FPGAs10.34768/amcs-2023-0020 ↗
75. Simos, T., Tsitouras, C., and Kalogiratou, Z. (2021, January 4–7). Decomposition Strategy Aimed at Minimizing Power Consumption. Proceedings of the AIP Conference Proceedings, Heraklion, Greece.
76. Decomposition Approaches for Power Reduction10.1109/ACCESS.2023.3260970 ↗
77. Simos, T., Tsitouras, C., and Kalogiratou, Z. (2021, January 4–7). Comparison of Synthesis Strategies in Terms of Switching Activity. Proceedings of the AIP Conference Proceedings, Heraklion, Greece.
78. Kubica, M., and Kania, D. (2020). Technology Mapping of FSM Oriented to LUT-Based FPGA. Appl. Sci., 10.10.3390/app10113926 ↗
79. Kubica, M., Kajstura, K., and Kania, D. (2018, January 14–18). Logic Synthesis of Low Power FSM Dedicated into LUT-Based FPGA. Proceedings of the International Conference of Computational Methods in Sciences and Engineering, Thessaloniki, Greece.10.1063/1.5079143 ↗
80. Reisig, W. (1985). Nets Consisting of Places and Transistions. Petri Nets: An Introduction, Springer. EATCS Monographs on Theoretical Computer Science.10.1007/978-3-642-69968-9_6 ↗
81. Petri Nets: Properties, Analysis and Applications10.1109/5.24143 ↗
82. Gomes, L. (2005, January 10–12). On Conflict Resolution in Petri Nets Models through Model Structuring and Composition. Proceedings of the 2005 3rd IEEE International Conference on Industrial Informatics, Perth, Australia.
83. Gomes, L., Moutinho, F., and Pereira, F. (2013, January 2–4). IOPT-Tools—A Web Based Tool Framework for Embedded Systems Controller Development Using Petri Nets. Proceedings of the 2013 23rd International Conference on Field programmable Logic and Applications, Porto, Portugal.10.1109/FPL.2013.6645633 ↗
84. Knottenbelt, W. (2007, January 9–12). PIPE v2. 5: A Petri Net Tool for Performance Modelling. Proceedings of the 23rd Latin American Conference on Informatics (CLEI 2007), San José, Costa Rica.
85. Fiondella, L., and Puliafito, A. (2016). 30 Years of GreatSPN. Principles of Performance and Reliability Modeling and Evaluation: Essays in Honor of Kishor Trivedi on His 70th Birthday, Springer International Publishing.10.1007/978-3-319-30599-8 ↗
86. Pereira, F., Moutinho, F., and Gomes, L. (2014, January 3–5). IOPT-Tools—Towards Cloud Design Automation of Digital Controllers with Petri Nets. Proceedings of the 2014 International Conference on Mechatronics and Control (ICMC), Jinzhou, China.10.1109/ICMC.2014.7232002 ↗
87. Bernardinello, L., and Petrucci, L. (2022, January 19–24). IOPT-Tools—From Executable Models to Automatic Code Generation for Embedded Controllers Development. Proceedings of the Application and Theory of Petri Nets and Concurrency, Bergen, Norway.
88. Gomes, L., and Lorenz, R. (2023, January 25–30). Hippo-CPS: A Tool for Verification and Analysis of Petri Net-Based Cyber-Physical Systems. Proceedings of the Application and Theory of Petri Nets and Concurrency, Lisbon, Portugal.10.1007/978-3-031-33620-1 ↗
89. Minato, S. (1996). Binary Decision Diagrams and Applications for VLSI CAD, Kluwer Academic Publishers.10.1007/978-1-4613-1303-8 ↗
90. Impact of Overloading of Photovoltaic Arrays on the Evaluation of Photovoltaic Power Generation Forecasts10.1016/j.epsr.2022.108930 ↗
91. Limits Set by Component Loadability on Solar Power Integration in Distribution Networks10.1016/j.epsr.2022.107951 ↗
92. Intelligent Based Decision-Making Strategy to Predict Fire Intensity in Subsurface Engineering Environments10.1016/j.psep.2022.12.096 ↗
93. Ullah, B., Kamran, M., and Rui, Y. (2022). Predictive Modeling of Short-Term Rockburst for the Stability of Subsurface Structures Using Machine Learning Approaches: T-SNE, K-Means Clustering and XGBoost. Mathematics, 10.10.3390/math10030449 ↗
94. Decision Support System for the Prediction of Mine Fire Levels in Underground Coal Mining Using Machine Learning Approaches
95. Xilinx—Adaptable (2022, November 02). Intelligent|Together We Advance_. Available online: https://www.xilinx.com/.
96. (2024, April 01). Collaborative Benchmarking And Experimental Algorithmics Laboratory A Benchmark Set. Available online: https://ddd.fit.cvut.cz/www/prj/Benchmarks/.