Integrated Optical Content Addressable Memories (CAM) and Optical Random Access Memories (RAM) for Ultra-Fast Address Look-Up Operations
Source abstract
Abstract
Electronic Content Addressable Memories (CAM) implement Address Look-Up (AL) table functionalities of network routers; however, they typically operate in the MHz regime, turning AL into a critical network bottleneck. In this communication, we demonstrate the first steps towards developing optical CAM alternatives to enable a re-engineering of AL memories. Firstly, we report on the photonic integration of Semiconductor Optical Amplifier-Mach Zehnder Interferometer (SOA-MZI)-based optical Flip-Flop and Random Access Memories on a monolithic InP platform, capable of storing the binary prefix-address data-bits and the outgoing port information for next hop routing, respectively. Subsequently the first optical Binary CAM cell (B-CAM) is experimentally demonstrated, comprising an InP Flip-Flop and a SOA-MZI Exclusive OR (XOR) gate for fast search operations through an XOR-based bit comparison, yielding an error-free 10 Gb/s operation. This is later extended via physical layer simulations in an optical Ternary-CAM (T-CAM) cell and a 4-bit Matchline (ML) configuration, supporting a third state of the “logical X” value towards wildcard bits of network subnet masks. The proposed functional CAM and Random Access Memories (RAM) sub-circuits may facilitate light-based Address Look-Up tables supporting search operations at 10 Gb/s and beyond, paving the way towards minimizing the disparity with the frantic optical transmission linerates, and fast re-configurability through multiple simultaneous Wavelength Division Multiplexed (WDM) memory access requests.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Optical Network Technologies · Network Packet Processing and Optimization · Photonic and Optical Devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Informatics, Aristotle University of Thessaloniki, 54124 Thessaloniki, Greece
References (57)
Show source-provided references
1. (2017, May 10). The Internet of Things How the Next Evolution of the Internet Is Changing Everything. Available online: http://www.cisco.com/c/dam/en_us/about/ac79/docs/innov/IoT_IBSG_0411FINAL.pdf.
2. An introduction to InP-based generic integration technology
3. Scaling Optical Fiber Networks: Challenges and Solutions10.1364/OPN.26.3.000028 ↗
4. Ballani, H., Francis, P., Cao, T., and Wang, J. (2009, January 22–24). Making routers last longer with ViAggre. Proceedings of the 6th USENIX Symposium on Networked Systems Design and Implementation, Boston, MA, USA.
5. (2017, May 10). Available Pool of Unallocated IPv4 Internet Addresses Now Completely Emptied. Available online: https://www.icann.org/en/system/files/press-materials/release-03feb11-en.pdf.
6. Nii, K., Amano, T., Watanabe, N., Yamawaki, M., Yoshinaga, K., Wada, M., and Hayashi, I. (2014, January 9–13). A 28 nm 400 MHz 4-Parallel 1.6 Gsearchs 80 Mb Ternary CAM. Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA.10.1109/ISSCC.2014.6757417 ↗
7. (2017, May 10). Growth of the BGP Table—1994 to Present. Available online: http://bgp.potaroo.net/.
8. Arianfar, S., Nikander, P., and Ott, J. (2010, January 30). On content-centric router design and implications. Proceedings of the Re-Architecting the Internet Workshop, Philadelphia, PA, USA.10.1145/1921233.1921240 ↗
9. Survey and Taxonomy of IP Address Lookup Algorithms10.1109/65.912716 ↗
10. Content-addressable memory (CAM) circuits and architectures: A tutorial and survey10.1109/JSSC.2005.864128 ↗
11. Athe, P., and Dasgupta, S. (2009, January 4–6). A comparative study of 6T, 8T and 9T decanano SRAM cell. Proceedings of the IEEE Symposium on Industrial Electronics & Applications, Kuala Lumpur, Malaysia.10.1109/ISIEA.2009.5356318 ↗
12. Content-Addressable and Associative Memory: Alternatives to the Ubiquitous RAM10.1109/2.30732 ↗
13. Fast Updating Algorithms for TCAMs10.1109/40.903060 ↗
14. A Low-Power CAM Using Pulsed NAND–NOR Match-Line and Charge Recycling Search-Line Driver10.1109/JSSC.2005.852028 ↗
15. A Low Power Content Addressable Memory Using Low Swing Search Lines10.1109/TCSI.2011.2158703 ↗
16. Kasai, G., Takarabe, Y., Furumi, K., and Yoneda, M. (2003, January 24–26). 200 MHz/200 MSPS 3.2 W at 1.5 V Vdd, 9.4 Mbits ternary CAM with new charge injection match detect circuits and bank selection scheme. Proceedings of the IEEE Custom Integrated Circuits Conference, San Jose, CA, USA.
17. A 250-MHz 18-Mb Full Ternary CAM with Low-Voltage Matchline Sensing Scheme in 65-nm CMOS10.1109/JSSC.2013.2274888 ↗
18. Moradi, M., Qian, F., Xu, Q., Mao, Z.M., Bethea, D., and Reiter, M.K. (2015, January 7–8). Caesar High Speed and Memory Efficient Forwarding Engine for Future Internet Architecture. Proceedings of the ACM/IEEE Symposium on Architectures for Networking and Communications Systems, Oakland, CA, USA.10.1109/ANCS.2015.7110130 ↗
19. Jiang, W., Wang, Q., and Prasanna, V.K. (2008, January 13–18). Beyond TCAMs: An SRAM-Based Parallel Multi-Pipeline Architecture for Terabit IP Lookup. Proceedings of the IEEE INFOCOM Conference on Computer Communications, Phoenix, AZ, USA.10.1109/INFOCOM.2008.241 ↗
20. A 28 nm Configurable Memory TCAM BCAM SRAM Using Push Rule 6T Bit Cell Enabling Logic in Memory10.1109/JSSC.2016.2515510 ↗
21. A 32 nm 0.58-fJ/Bit/Search 1-GHz Ternary Content Addressable Memory Compiler Using Silicon-Aware Early-Predict Late-Correct Sensing With Embedded Deep-Trench Capacitor Noise Mitigation10.1109/JSSC.2013.2239092 ↗
22. Power trends in communication networks10.1109/JSTQE.2010.2074187 ↗
23. Tucker, R.S., Baliga, J., Ayre, R., Hinton, K., and Sorin, V.W. (2008, January 21–25). Energy Consumption in IP Networks. Proceedings of the European Conference on Optical Communication, Brussels, Belgium.10.1109/ECOC.2008.4729202 ↗
24. Audzevich, Y., Watts, P., West, A., Mujumdar, A., Crowcroft, J., and Moore, A. (2013, January 16–18). Low power optical transceivers for switched interconnect networks. Proceedings of the International Conference on Advanced Technologies for Communications, Ho Chi Minh City, Vietnam.10.1109/ATC.2013.6698126 ↗
25. Hey, K., Khalid, J., Gember-Jacobson, A., Das, S., Akella, A., Erran, L.L., and Thottan, M. (2015, January 17–18). Measuring Control Plane Latency in SDN-enabled Switches. Proceedings of the 1st ACM SIGCOMM Symposium on Software Defined Networking Research, Santa Clara, CA, USA.10.1145/2774993.2775069 ↗
26. Emerging Trends in Design and Applications of Memory-Based Computing and CAMs10.1109/JPROC.2015.2434888 ↗
27. Katta, N., Alipourfard, O., Rexford, J., and Walker, D. (2016, January 14–15). CacheFlow: Dependency-Aware Rule-Caching for Software-Defined Networks. Proceedings of the Symposium on SDN Research, New York, NY, USA.10.1145/2890955.2890969 ↗
28. Wen, X., Yang, B., Chen, Y., Errann, L.L., Bu, K., Zheng, P., Yang, Y., and Hu, C. (2016, January 27–30). RuleTris: Minimizing Rule Update Latency for TCAM-based SDN Switches. Proceedings of the International Conference on Distributed Computing Systems, Nara, Japan.10.1109/ICDCS.2016.41 ↗
29. Label-Controlled Optical Packet Routing-Technologies and Applications10.1109/JSTQE.2007.902626 ↗
30. Large-scale integration of wavelength-addressable all-optical memories on a photonic crystal chip10.1038/nphoton.2014.93 ↗
31. Song, J.F., Luo, X.S., Lim, A.E.J., Li, C., Fang, Q., Liow, T.Y., Jia, L.X., Tu, X.G., Huang, Y., and Zhou, H.F. (2016). Integrated photonics with programmable non-volatile memory. Sci. Rep., 6.10.1038/srep22616 ↗
32. Integrated all-photonic non-volatile multi-level memory10.1038/nphoton.2015.182 ↗
33. Pitris, S., Vagionas, C., Kanellos, G.T., Kisacik, R., Tekin, T., Broeke, R., and Pleros, N. (2016, January 23). All-optical SR Flip-Flop based on SOA-MZI switches monolithically integrated on a generic InP platform. Proceedings of the Smart Photonic and Optoelectronic Integrated Circuits XVIII, San Francisco, CA, USA.10.1117/12.2211152 ↗
34. Vagionas, C., Fitsios, D., Kanellos, G.T., Pleros, N., and Miliou, A. (2012, January 6–11). All optical flip flop with two coupled travelling waveguide SOA-XGM switches. Proceedings of the Conference on Lasers and Electro-Optics, San Jose, CA, USA.10.1364/CLEO_AT.2012.JW4A.2 ↗
35. An ultra-small, low-power, all-optical flip-flop memory on a silicon chip10.1038/nphoton.2009.268 ↗
36. High Switching-Speed Operation of Optical Memory Based on Polarization Bistable Vertical-Cavity Surface-Emitting Laser10.1109/JQE.2010.2052590 ↗
37. Optical static RAM cell10.1109/LPT.2008.2008444 ↗
38. Optical RAM and Flip-Flops Using Bit-Input Wavelength Diversity and SOA-XGM Switches10.1109/JLT.2012.2210696 ↗
39. WDM-enabled Optical RAM at 5 Gb/s Using a Monolithic InP Flip-Flop Chip10.1109/JPHOT.2016.2526635 ↗
40. III‒V-on-Si Photonic Crystal nanocavity laser technology for optical Static Random Access Memories (SRAMs)10.1109/JSTQE.2016.2593636 ↗
41. Ultralow-power all optical RAM based on nanocavities10.1038/nphoton.2012.2 ↗
42. Memory speed analysis of optical RAM and optical flip-flop circuits based on coupled SOA-MZI gates10.1109/JSTQE.2011.2150201 ↗
43. Vagionas, C., Fitsios, D., Vyrsokinos, K., Kanellos, G.T., Miliou, A., and Pleros, N. (2014). XPM- and XGM-based Optical RAM memories: Frequency and Time domain theoretical analysis. IEEE J. Quantum Electron., 50.10.1109/JQE.2014.2330068 ↗
44. Vagionas, C., Bos, J., Kanellos, G.T., Pleros, N., and Miliou, A. (2015). Efficient and Validated Time Domain Numerical Modelling of Semiconductor Optical Amplifiers (SOAs) and SOA-Based Circuits In Some Advanced Functionalities of Optical Amplifiers, Intech Open Publishing.10.5772/61801 ↗
45. Vagionas, C., Markou, S., Dabos, G., Alexoudi, T., Tsiokos, D., Miliou, A., Pleros, N., and Kanellos, G.T. (2013). Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access. IEEE Photonics J., 5.10.1109/JPHOT.2013.2288299 ↗
46. Optical cache memory peripheral circuitry: Row and column address selectors for optical static RAM banks10.1109/JLT.2013.2286529 ↗
47. All-Optical Tag Comparison for Hit/Miss Decision in Optical Cache Memories10.1109/LPT.2015.2505500 ↗
48. Optical Buffering for Chip Multiprocessors: A 16GHz Optical Cache Memory Architecture10.1109/JLT.2013.2290741 ↗
49. Apostolopoulos, D., Zakynthinos, P., Stampoulidis, E., Kehayas, E., McDougall, R., Harmon, R., Poustie, A., Maxwell, G., Caenegem, R.V., and Colle, D. (2008). Contention Resolution for Burst-Mode Traffic Using Integrated SOA-MZI Gate Arrays and Self-Resetting Optical Flip-Flops. IEEE Photonics Technol. Lett., 2024–2026.10.1109/LPT.2008.2005909 ↗
50. An Optical Content Addressable Memory (CAM) Cell for Address Look-Up at 10Gb/s10.1109/LPT.2016.2572299 ↗
51. Maniotis, P., Terzenidis, N., and Pleros, N. (2017, January 28). Optical CAM architecture for address lookup at 10 Gbps. Proceeding of the SPIE Photonics West Optical Interconnects XVII, San Francisco, CA, USA.10.1117/12.2250662 ↗
52. ARTEMIS: 40-gb/s all-optical self-routing node and network architecture employing asynchronous bit and packet-level optical signal processing10.1109/JLT.2006.878071 ↗
53. Acceleration of gain recovery in semiconductor optical amplifiers by optical injection near transparency wavelength10.1109/68.974145 ↗
54. Junsangsri, P., Lombardi, F., and Han, J. (2015, January 20–22). A Ternary Content Addressable Cell Using a Single Phase Change Memory (PCM). Proceedings of the Great Lakes Symposium on VLSI, Pittsburgh, PA, USA.10.1145/2742060.2742062 ↗
55. Modulation contrast optimization for wavelength conversion of a 20 Gbit/s data signal in hybrid InP/SOI photonic crystal nanocavity10.1364/OL.39.002298 ↗
56. Lu, G., Guo, C., Li, Y., Zhou, Z., Yuan, T., Wu, H., Xiong, Y., Gao, R., and Zhang, Y. (April, January 30). Serverswitch: A programmable and high performance platform for data center networks. Proceedings of the 8th USENIX Conference on Networked Systems Design and Implementation, Boston, MA, USA.
57. Gonzalez, J., Orosa, L., and Azevedo, R. (2016, January 11–14). Architecting a computer with a full optical RAM. Proceedings of the Electronics, Circuits and Systems (ICECS) International Conference, Monte Carlo, Monaco.10.1109/ICECS.2016.7841302 ↗