Advances in Emerging Memory Technologies: From Data Storage to Artificial Intelligence
Source abstract
Abstract
This paper presents an overview of emerging memory technologies. It begins with the presentation of stand-alone and embedded memory technology evolution, since the appearance of Flash memory in the 1980s. Then, the progress of emerging memory technologies (based on filamentary, phase change, magnetic, and ferroelectric mechanisms) is presented with a review of the major demonstrations in the literature. The potential of these technologies for storage applications addressing various markets and products is discussed. Finally, we discuss how the rise of artificial intelligence and bio-inspired circuits offers an opportunity for emerging memory technology and shifts the application from pure data storage to storage and computing tasks, and also enlarges the range of required specifications at the device level due to the exponential number of new systems and architectures.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
CEA, LETI, Université Grenoble Alpes, 38000 Grenoble, France
References (100+)
Show source-provided references
1. Ishimaru, K. (2019, January 7–11). Future of Non-Volatile Memory—From Storage to Computing. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993609 ↗
2. (2020, December 10). Data Centres of the World Will Consume 1/5 of Earth’s Power by 2025. Available online: https://data-economy.com/data-centres-world-will-consume-1-5-earths-power-2025/.
3. Masuoka, F., Asano, M., Iwahashi, H., Komuro, T., and Tanaka, S. (1984, January 9–12). A new flash E2PROM cell using triple polysilicon technology. Proceedings of the 1984 International Electron Devices Meeting, San Francisco, CA, USA.10.1109/IEDM.1984.190752 ↗
4. (2020, December 10). Available online: https://spectrum.ieee.org/chip-hall-of-fame-toshiba-nand-flash-memory.
5. Iniewski, K. (2010). Flash Memory. CMOS Processors and Memories. Analog Circuits and Signal Processing, Springer.10.1007/978-90-481-9216-8 ↗
6. A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes10.1109/4.962291 ↗
7. Tanaka, H., Kido, M., Yahashi, K., Oomura, M., Katsumata, R., Kito, M., Fukuzumi, Y., Sato, M., Nagata, Y., and Matsuoka, Y. (2007, January 12–14). Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory. Proceedings of the 2007 IEEE Symposium on VLSI Technology, Kyoto, Japan.10.1109/VLSIT.2007.4339708 ↗
8. (2020, December 10). Available online: https://www.renesas.com/us/en/about/press-room/renesas-electronics-develops-industrys-first-28nm-embedded-flash-memory-technology-microcontrollers.
9. (2020, December 10). Available online: https://www.intel.com/content/www/us/en/products/details/memory-storage/optane-memory.html.
10. (2020, December 10). Available online: https://www.research.ibm.com/articles/brain-chip.shtml.
11. Cappelletti, P. (2015, January 7–9). Non volatile memory evolution and revolution. Proceedings of the 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA.10.1109/IEDM.2015.7409666 ↗
12. Aritome, S. (2015). Nand Flash Memory Devices. NAND Flash Memory Technologies, Wiley.10.1002/9781119132639 ↗
13. (2019). Whitepaper: Semiconductor Industry from 2015 to 2025, International Business Strategies (IBS), Inc.
14. Nanotechnology enables a new memory growth model10.1109/JPROC.2003.818323 ↗
15. Aritome, S. (2016, January 15–18). NAND Flash Memory Revolution. Proceedings of the 2016 IEEE 8th International Memory Workshop (IMW), Paris, France.10.1109/IMW.2016.7495285 ↗
16. Fukuzumi, Y., Katsumata, R., Kito, M., Kido, M., Sato, M., Tanaka, H., Nagata, Y., Matsuoka, Y., Iwata, Y., and Aochi, H. (2007, January 10–12). Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory. Proceedings of the 2007 IEEE International Electron Devices Meeting, Washington, DC, USA.10.1109/IEDM.2007.4418970 ↗
17. Shibata, N., Kanda, K., Shimizu, T., Nakai, J., Nagao, O., Kobayashi, N., Miakashi, M., Nagadomi, Y., Nakano, T., and Kawabe, T. (2019, January 17–21). 13.1 A 1.33Tb 4-bit/Cell 3D-Flash Memory on a 96-Word-Line-Layer Technology. Proceedings of the 2019 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA.10.1109/ISSCC.2019.8662443 ↗
18. Kalavade, P. (2020, January 17–20). 4 bits/cell 96 Layer Floating Gate 3D NAND with CMOS under Array Technology and SSDs. Proceedings of the 2020 IEEE International Memory Workshop (IMW), Dresden, Germany.10.1109/IMW48823.2020.9108135 ↗
19. Inaba, S. (2018, January 13–16). 3D Flash Memory for Data-Intensive Applications. Proceedings of the 2018 IEEE International Memory Workshop (IMW), Kyoto, Japan.10.1109/IMW.2018.8388775 ↗
20. Nishi, Y., and Magyari-Kope, B. (2014). Chapter 4: Improving embedded Flash memory technology. Advances in Non-volatile Memory and Storage Technology, Woodhead Publishing.
21. Strenz, R. (2020, January 17–20). Review and Outlook on Embedded NVM Technologies—From Evolution to Revolution. Proceedings of the 2020 IEEE International Memory Workshop (IMW), Dresden, Germany.10.1109/IMW48823.2020.9108121 ↗
22. Wang, H. (2018, January 13–16). Challenges in Automotive Memory Solutions. Proceedings of the 2018 IEEE International Memory Workshop (IMW), Kyoto, Japan.10.1109/IMW.2018.8388782 ↗
23. Reinsel, D., Gantz, J., and Rydning, J. (2017). IDC White Paper, Data Age 2025, Seagate. Available online: https://www.import.io/wp-content/uploads/2017/04/Seagate-WP-DataAge2025-March-2017.pdf.
24. Reinsel, D., Gantz, J., and Rydning, J. (2018). IDC White Paper, Data Age 2025. The Digitalization of the World, from Edge to Core, Available online: https://www.seagate.com/files/www-content/our-story/trends/files/idc-seagate-dataage-whitepaper.pdf.
25. (2020, December 10). Available online: https://www.whishworks.com/blog/big-data/understanding-the-3-vs-of-big-data-volume-velocity-and-variety.
26. (2020). Impact of Ai on Electronics and Semiconductor Industries, International Business Strategies (IBS), Inc.
27. (2020, December 10). The Zettabyte Era: Trends and Analysis. Available online: http://www.hit.bme.hu/~jakab/edu/HTI18/Litr/Cisco_The_Zettabyte_Era_2017June__vni-hyperconnectivity-wp.pdf.
28. 4E Electronics Devices and Network Annex (EDNA) (2020, December 10). Total Energy Model for Connected Devices. Available online: https://edna.iea-4e.org/library.
29. Andrae, A. (2020, December 10). Total Consumer Power Consumption Forecast. Nord. Digit. Bus. Summit, Available online: https://www.researchgate.net/publication/320225452_Total_Consumer_Power_Consumption_Forecast.
30. (2020, December 10). Available online: www.iea-4e.org.
31. Kau, D., Tang, S., Karpov, I.V., Dodge, R., Klehn, B., Kalb, J.A., Strand, J., Diaz, A., Leung, N., and Wu, J. (2009, January 7–9). A stackable cross point Phase Change Memory. Proceedings of the 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, USA.
32. Hady, F. (2019, January 24). Converging Memory and Storage. Proceedings of the 2019 SNIA’s Persistent Memory Summit, Santa Clara, CA, USA. Available online: https://www.snia.org/sites/default/files/PM-Summit/2019/presentations/01-PMSummit19-Hady-Keynote.pdf.
33. Handy, J., and Coughlin, T. (2018, January 24–27). The Long and Winding Road to Persistent Memories. Proceedings of the 2018 SNIA’s Storage Developer Conference, Santa Clara, CA, USA. Available online: https://www.snia.org/sites/default/files/SDC/2018/presentations/PM/Handy_J_Coughlin_T_The_Long_&_Winding_Road_to_Persistent_Memories.pdf.
34. Foong, A., and Hady, F. (2016, January 15–18). Storage as Fast as Rest of the System. Proceedings of the 2016 IEEE 8th International Memory Workshop (IMW), Paris, France.10.1109/IMW.2016.7495289 ↗
35. Hitting the memory wall: Implications of the obvious10.1145/216585.216588 ↗
36. Mutlu, O. (2019, January 12–15). Processing Data Where It Makes Sense in Modern Computing Systems: Enabling In-Memory Computation. Proceedings of the Shortcourse of 2019 International Memory Workshop, Monterey, CA, USA.10.1145/3299874.3322805 ↗
37. Kulkarni, J.P. (2019, January 12–15). Circuit Technologies for Efficient In-Memory Computing. Proceedings of the Shortcourse of 2019 International Memory Workshop, Monterey, CA, USA.
38. Raychowdhury, A. (2019, January 7–11). Towards Memory-centric Autonomous Systems: A Technology and Device Perspective. Proceedings of the IEDM 2019 Short Course 2: Technologies for Memory-Centric Computing, San Francisco, CA, USA.
39. Boroumand, A., Ghose, S., Kim, Y., Ausavarungnirun, R., Shiu, E., Thakur, R., Kim, D., Kuusela, A., Knies, A., and Ranganathan, P. (2018, January 24–28). Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks. Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Williamsburg, VA, USA.10.1145/3173162.3173177 ↗
40. Venkataramani, S., Ranjan, A., Banerjee, S., Das, D., Avancha, S., Jagannathan, A., Durg, A., Nagaraj, D., Kaul, B., and Dubay, P. (2017, January 24–28). SCALEDEEP: A scalable compute architecture for learning and evaluating deep networks. Proceedings of the 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), Toronto, ON, Canada.10.1145/3079856.3080244 ↗
41. The reversible voltage-induced initial resistance in the negative resistance sandwich structure10.1109/T-ED.1964.15319 ↗
42. Low-Frequency Negative Resistance in Thin Anodic Oxide Films10.1063/1.1702530 ↗
43. Baek, I.G., Lee, M.S., Seo, S., Lee, M.J., Seo, D.H., Suh, D.-S., Park, J.C., Park, S.O., Kim, H.S., and Yoo, I.K. (2004, January 13–15). Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses. IEDM Technical Digest. Proceedings of the IEEE International Electron Devices Meeting 2004, San Francisco, CA, USA.
44. Grenouillet, L., Castellani, N., Persico, A., Meli, V., Martin, S., Billoint, O., Segaud, R., Bernasconi, S., Pellissier, C., and Jahan, C. (2021, January 16–19). 16kbit 1T1R OxRAM arrays embedded in 28nm FDSOI technology demonstrating low BER, high endurance, and compatibility with core logic transistors. Proceedings of the 2021 IEEE International Memory Workshop (IMW), Dresden, Germany.10.1109/IMW51353.2021.9439607 ↗
45. Lopez, J.M., Castellani, N., Grenouillet, L., Reganaz, L., Navarro, G., Bernard, M., Carabasse, C., Magis, T., Deleruyelle, D., and Bocquet, M. (2021, January 16–19). Ge-Se-Sb-N-based OTS scaling perspectives for high-density 1 S1R crossbar arrays. Proceedings of the 2021 IEEE International Memory Workshop (IMW), Dresden, Germany.10.1109/IMW51353.2021.9439606 ↗
46. Ultrafast RESET Analysis of HfOx-Based RRAM by Sub-Nanosecond Pulses10.1002/aelm.201700263 ↗
47. Golonzka, O., Arslan, U., Bai, P., Bohr, M., Baykan, O., Chang, Y., Chaudhari, A., Chen, A., Clarke, J., and Connor, C. (2019, January 9–14). Non-Volatile RRAM Embedded into 22FFL FinFET Technology. Proceedings of the 2019 Symposium on VLSI Technology, Kyoto, Japan.10.23919/VLSIT.2019.8776570 ↗
48. Hayakawa, Y., Himeno, A., Yasuhara, R., Boullart, W., Vecchio, E., Vandeweyer, T., Witters, T., Crotti, D., Jurczak, M., and Fujii, S. (2015, January 16–18). Highly reliable TaOx ReRAM with centralized filament for 28-nm embedded application. Proceedings of the 2015 Symposium on VLSI Technology (VLSI Technology), Kyoto, Japan.10.1109/VLSIT.2015.7223684 ↗
49. Hirtzlin, T., Bocquet, M., Ernoult, M., Klein, J.O., Nowak, E., Vianello, E., Portal, J.-M., and Querlioz, D. (2019, January 7–11). Hybrid Analog-Digital Learning with Differential RRAM Synapses. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993555 ↗
50. Ito, S., Hayakawa, Y., Wei, Z., Muraoka, S., Kawashima, K., Kotani, H., Kouno, K., Nakamura, M., Du, G.A., and Chen, J.F. (2018, January 13–16). ReRAM Technologies for Embedded Memory and Further Applications. Proceedings of the 2018 IEEE International Memory Workshop (IMW), Kyoto, Japan.10.1109/IMW.2018.8388846 ↗
51. Guy, J., Molas, G., Cagli, C., Bernard, M., Roule, A., Carabasse, C., Toffoli, A., Clermidy, F., de Salvo, B., and Perniola, L. (2017, January 2–6). Guidance to reliability improvement in CBRAM using advanced KMC modelling. Proceedings of the 2017 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.10.1109/IRPS.2017.7936384 ↗
52. Ueki, M., Takeuchi, K., Yamamoto, T., Tanabe, A., Ikarashi, N., Saitoh, M., Nagumo, T., Sunamura, H., Narihiro, M., and Uejima, K. (2015, January 16–18). Low-power embedded ReRAM technology for IoT applications. Proceedings of the 2015 Symposium on VLSI Technology (VLSI Technology), Kyoto, Japan.10.1109/VLSIT.2015.7223640 ↗
53. Govoreanu, B., Kar, G.S., Chen, Y., Paraschiv, V., Kubicek, S., Fantini, A., Radu, I.P., Goux, L., Clima, S., and Degraeve, R. (2011, January 5–7). 10 × 10 nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation. Proceedings of the 2011 International Electron Devices Meeting, Washington, DC, USA.
54. Guy, J., Molas, G., Blaise, P., Carabasse, C., Bernard, M., Roule, A., le Carval, G., Sousa, V., Grampeix, H., and Delaye, V. (2014, January 15–17). Experimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization. Proceedings of the 2014 IEEE International Electron Devices Meeting, San Francisco, CA, USA.10.1109/IEDM.2014.7046997 ↗
55. Jain, P., Arslan, U., Sekhar, M., Lin, B.C., Wei, L., Sahu, T., Alzate-vinasco, J., Vangapaty, A., Meterelliyoz, M., and Strutt, N. (2019, January 17–21). 13.2 A 3.6 Mb 10.1 Mb/mm2 Embedded Non-Volatile ReRAM Macro in 22 nm FinFET Technology with Adaptive Forming/Set/Reset Schemes Yielding Down to 0.5 V with Sensing Time of 5 ns at 0.7 V. Proceedings of the 2019 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA.10.1109/ISSCC.2019.8662393 ↗
56. Chou, C., Lin, Z., Lai, C., Su, C., Tseng, P., Chen, W., Tsai, W., Chu, W., Ong, T., and Chuang, H. (2020, January 16–19). A 22nm 96KX144 RRAM Macro with a Self-Tracking Reference and a Low Ripple Charge Pump to Achieve a Configurable Read Window and a Wide Operating Voltage Range. Proceedings of the 2020 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA.10.1109/VLSICircuits18222.2020.9163014 ↗
57. Sandrini, J., Grenouillet, L., Meli, V., Castellani, N., Hammad, I., Bernasconi, S., Aussenac, F., van Duijn, S., Audoit, G., and Barlas, M. (2019, January 7–11). OxRAM for embedded solutions on advanced node: Scaling perspectives considering statistical reliability and design constraints. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993484 ↗
58. Lopez, J.M., Robayo, D.A., Grenouillet, L., Carabasse, C., Navarro, G., Fournel, R., Sabbione, C., Bernard, M., Billoint, O., and Cagli, C. (2020, January 17–20). Optimization of RRAM and OTS selector for advanced low voltage CMOS compatibility. Proceedings of the 2020 IEEE International Memory Workshop (IMW), Dresden, Germany.10.1109/IMW48823.2020.9108126 ↗
59. Robayo, D.A., Sassine, G., Lopez, J.M., Grenouillet, L., Verdy, A., Navarro, G., Bernard, M., Esmanhotto, E., Carabasse, C., and Deleruyelle, D. (2019, January 7–11). Reliability and Variability of 1S1R OxRAM-OTS for High Density Crossbar Integration. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993439 ↗
60. Molas, G., Robayo, D.A., Lopez, J.M., Grenouillet, L., Carabasse, C., Navarro, G., Sabbione, C., Bernard, M., Cagli, C., and Castellani, N. (2020, January 17–20). Crosspoint Memory Arrays: Principle, Strengths and Challenges. Proceedings of the 2020 IEEE International Memory Workshop (IMW), Dresden, Germany.10.1109/IMW48823.2020.9108143 ↗
61. Microscopic Modeling of HfOx RRAM Operations: From Forming to Switching10.1109/TED.2015.2418114 ↗
62. Investigation of Forming, SET, and Data Retention of Conductive-Bridge Random-Access Memory for Stack Optimization10.1109/TED.2015.2476825 ↗
63. Hybrid-RRAM Towards Next Generation of Non-volatile Memory: Coupling of Oxygen Vacancies and Metal Ions10.1002/aelm.201800658 ↗
64. Bricalli, A., Ambrosi, E., Laudato, M., Maestro, M., Rodriguez, R., and Ielmini, D. (2016, January 3–7). SiOx-based resistive switching memory (RRAM) for crossbar storage/select elements with high on/off ratio. Proceedings of the 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM.2016.7838344 ↗
65. Gonzales, N., Dinh, J., Lewis, D., Gilbert, N., Pedersen, B., Kamalanathan, D., Jameson, J.R., and Hollmer, S. (2016, January 15–18). An Ultra Low-Power Non-Volatile Memory Design Enabled by Subquantum Conductive-Bridge RAM. Proceedings of the 2016 IEEE 8th International Memory Workshop (IMW), Paris, France.10.1109/IMW.2016.7493566 ↗
66. Novel Computing Method for Short Programming Time and Low Energy Consumption in HfO2 Based RRAM Arrays10.1109/JEDS.2018.2830999 ↗
67. (Invited) Resistive Memories (RRAM) Variability: Challenges and Solutions10.1149/08603.0035ecst ↗
68. Sills, S., Yasuda, S., Calderoni, A., Cardon, C., Strand, J., Aratani, K., and Ramaswamy, N. (2015, January 16–18). Challenges for high-density 16Gb ReRAM with 27nm technology. Proceedings of the 2015 Symposium on VLSI Technology (VLSI Technology), Kyoto, Japan.10.1109/VLSIT.2015.7223639 ↗
69. Ohba, K., Yasuda, S., Mizuguchi, T., Sei, H., Tsushima, T., Shimuta, M., Shiimoto, T., Yamamoto, T., Sone, T., and Nonoguchi, S. (2018, January 13–16). Cross Point Cu-ReRAM with BC-Doped Selector. Proceedings of the 2018 IEEE International Memory Workshop (IMW), Kyoto, Japan.10.1109/IMW.2018.8388824 ↗
70. (2020, December 10). Available online: https://www.flashmemorysummit.com/English/Collaterals/Proceedings/2016/20160809_Keynote4_WD_Sivaram.pdf.
71. Navarro, G., Verdy, A., Castellani, N., Bourgeois, G., Sousa, V., Molas, G., Bernard, M., Sabbione, C., Noé, P., and Garrione, J. (2017, January 5–8). Innovative PCM+OTS device with high sub-threshold non-linearity for non-switching reading operations and higher endurance performance. Proceedings of the 2017 Symposium on VLSI Technology, Kyoto, Japan.10.23919/VLSIT.2017.7998208 ↗
72. Cheng, H.Y., Wu, J.Y., Cheek, R., Raoux, S., BrightSky, M., Garbin, D., Kim, S., Hsu, T.H., Zhu, Y., and Lai, E.K. (2012, January 10–13). A thermally robust phase change memory by engineering the Ge/N concentration in (Ge, N)xSbyTe z phase change material. Proceedings of the 2012 International Electron Devices Meeting, San Francisco, CA, USA.
73. Navarro, G., Bourgeois, G., Kluge, J., Serra, A.L., Verdy, A., Garrione, J., Cyrille, M., Bernier, N., Jannaud, A., and Sabbione, C. (2018, January 13–16). Phase-Change Memory: Performance, Roles and Challenges. Proceedings of the 2018 IEEE International Memory Workshop (IMW), Kyoto Japan.10.1109/IMW.2018.8388845 ↗
74. Li, J., Luan, B., and Lam, C. (2012, January 15–19). Resistance drift in phase change memory. Proceedings of the 2012 IEEE International Reliability Physics Symposium (IRPS), Anaheim, CA, USA.10.1109/IRPS.2012.6241871 ↗
75. Electronic mechanism for resistance drift in phase-change memory materials: Link to persistent photoconductivity10.1088/1361-6463/ab795e ↗
76. Stanisavljevic, M., Pozidis, H., Athmanathan, A., Papandreou, N., Mittelholzer, T., and Eleftheriou, E. (2016, January 15–18). Demonstration of Reliable Triple-Level-Cell (TLC) Phase-Change Memory. Proceedings of the 2016 IEEE 8th International Memory Workshop (IMW), Paris, France.10.1109/IMW.2016.7495263 ↗
77. Kang, M.J., Park, T.J., Kwon, Y.W., Ahn, D.H., Kang, Y.S., Jeong, H., Ahn, S.J., Song, Y.J., Kim, B.C., and Nam, S.W. (2011, January 5–7). PRAM cell technology and characterization in 20nm node size. Proceedings of the 2011 International Electron Devices Meeting, Washington, DC, USA.10.1109/IEDM.2011.6131478 ↗
78. A 256-Mcell Phase-Change Memory Chip Operating at 2+ Bit/Cell10.1109/TCSI.2012.2220459 ↗
79. Pangal, K. (2018, January 2). Emerging Memories including Cross-Point: Opportunities and Challenges. Proceedings of the IEEE IEDM 2017 Shortcourse, San Francisco, CA, USA.
80. Arnaud, F., Zuliani, P., Reynard, J.P., Gandolfo, A., Disegni, F., Mattavelli, P., Gomiero, E., Samanni, G., Jahan, C., and Berthelon, R. (2018, January 1–5). Truly Innovative 28nm FDSOI Technology for Automotive Micro-Controller Applications embedding 16MB Phase Change Memory. Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM.2018.8614595 ↗
81. Arnaud, F., Haendler, S., Clerc, S., Ranica, R., Gandolfo, A., and Weber, O. (2019, January 23–26). 28 nm FDSOI Platform with Embedded PCM for IoT, ULP, Digital, Analog, Automotive and others Applications. Proceedings of the ESSCIRC 2019—IEEE 45th European Solid State Circuits Conference (ESSCIRC), Cracow, Poland.10.1109/ESSCIRC.2019.8902913 ↗
82. Tillie, L., Nowak, E., Sousa, R.C., Cyrille, M.-C., Delaet, B., Magis, T., Persico, A., Langer, J., Ocker, B., and Prejbeanu, I.-L. (2016, January 3–7). Data retention extraction methodology for perpendicular STT-MRAM. Proceedings of the 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM.2016.7838492 ↗
83. Gallagher, W.J., Chien, E., Chiang, T., Huang, J., Shih, M., Wang, C.Y., Weng, C., Chen, S., Bair, C., and Lee, G. (2019, January 7–11). 22 nm STT-MRAM for Reflow and Automotive Uses with High Yield, Reliability, and Magnetic Immunity and with Performance and Shielding Options. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993469 ↗
84. Wang, Z., Hao, X., Xu, P., Hu, L., Jung, D., Kim, W., Satoh, K., Yen, B., Wei, Z., and Wang, L. (2020, January 17–20). STT-MRAM for Embedded Memory Applications. Proceedings of the 2020 IEEE International Memory Workshop (IMW), Dresden, Germany.10.1109/IMW48823.2020.9108144 ↗
85. Lee, K., Bak, J.H., Kim, Y.J., Kim, C.K., Antonyan, A., Chang, D.H., Hwang, S.H., Lee, G.W., Ji, N.Y., and Kim, W.J. (2019, January 7–11). 1Gbit High Density Embedded STT-MRAM in 28nm FDSOI Technology. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993551 ↗
86. Naik, V.B., Lee, K., Yamane, K., Chao, R., Kwon, J., Thiyagarajah, N., Chung, N.L., Jang, S.H., Behin-Aein, B., and Lim, J.H. (2019, January 7–11). Manufacturable 22 nm FD-SOI Embedded MRAM Technology for Industrial-grade MCU and IOT Applications. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993454 ↗
87. Alzate, J.G., Arslan, U., Bai, P., Brockman, J., Chen, Y.J., Das, N., Fischer, K., Ghani, T., Heil, P., and Hentges, P. (2019, January 7–11). 2 MB Array-Level Demonstration of STT-MRAM Process and Performance Towards L4 Cache Applications. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993474 ↗
88. Aggarwal, S., Almasi, H., DeHerrera, M., Hughes, B., Ikegawa, S., Janesky, J., Lee, H.K., Lu, H., Mancoff, F.B., and Nage, K. (2019, January 7–11). Demonstration of a Reliable 1 Gb Standalone Spin-Transfer Torque MRAM For Industrial Applications. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993516 ↗
89. Golonzka, O., Alzate, J.-G., Arslan, U., Bohr, M., Bai, P., Brockman, J., Buford, B., Connor, C., Das, N., and Doyle, B. (2018, January 1–5). MRAM as Embedded Non-Volatile Memory Solution for 22FFL FinFET Technology. Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM.2018.8614620 ↗
90. Wei, L., Alzate, J.G., Arslan, U., Brockman, J., Das, N., Fischer, K., Ghani, T., Golonzka, O., Hentges, P., and Jahan, R. (2019, January 17–21). 13.3 A 7Mb STT-MRAM in 22FFL FinFET Technology with 4ns Read Sensing Time at 0.9V Using Write-Verify-Write Scheme and Offset-Cancellation Sensing Technique. Proceedings of the 2019 IEEE International Solid- State Circuits Conference—(ISSCC), San Francisco, CA, USA.10.1109/ISSCC.2019.8662444 ↗
91. Grenouillet, L., Francois, T., Coignus, J., Kerdilès, S., Vaxelaire, N., Carabasse, C., Mehmood, F., Chevalliez, S., Pellissier, C., and Triozon, F. (2020, January 16–19). Nanosecond Laser Anneal (NLA) for Si-Implanted HfO2 Ferroelectric Memories Integrated in Back-End of Line (BEOL). Proceedings of the 2020 IEEE Symposium on VLSI Technology, Honolulu, HI, USA.10.1109/VLSITechnology18217.2020.9265061 ↗
92. Mulaosmanovic, H., Lomenzo, P.D., Schroeder, U., Slesazeck, S., Mikolajick, T., and Max, B. (2021, January 21–25). Reliability aspects of ferroelectric hafnium oxide for application in non-volatile memories. Proceedings of the 2021 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.10.1109/IRPS46558.2021.9405215 ↗
93. Mikolajick, T., Schroeder, U., Lomenzo, P.D., Breyer, E.T., Mulaosmanovic, H., Hoffmann, M., Mittmann, T., Mehmood, F., Max, B., and Slesazeck, S. (2019, January 7–11). Next Generation Ferroelectric Memories enabled by Hafnium Oxide. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM19573.2019.8993447 ↗
94. Grenouillet, L., Francois, T., Coignus, J., Vaxelaire, N., Carabasse, C., Triozon, F., Richter, C., Schroeder, U., and Nowak, E. (2020, January 13–14). Performance assessment of BEOL-integrated HfO2-based ferroelectric capacitors for FeRAM memory arrays. Proceedings of the 2020 IEEE Silicon Nanoelectronics Workshop (SNW), Honolulu, HI, USA.10.1109/SNW50361.2020.9131648 ↗
95. Beyer, S., Dünkel, S., Trentzsch, M., Müller, J., Hellmich, A., Utess, D., Paul, P., Kleimeier, D., Pellerin, J., and Müller, S. (2020, January 17–20). FeFET: A versatile CMOS compatible device with game-changing potential. Proceedings of the 2020 IEEE International Memory Workshop (IMW), Dresden, Germany.10.1109/IMW48823.2020.9108150 ↗
96. Dünkel, S., Trentzsch, M., Richter, R., Moll, P., Fuchs, C., Gehring, O., Majer, M., Wittek, S., Müller, B., and Melde, T. (2017, January 2–6). A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond. Proceedings of the 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM.2017.8268425 ↗
97. Pesic, M., Knebel, S., Hoffmann, M., Richter, C., Mikolajick, T., and Schroeder, U. (2016, January 3–7). How to make DRAM non-volatile? Anti-ferroelectrics: A new paradigm for universal memories. Proceedings of the 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.10.1109/IEDM.2016.7838398 ↗
98. Platform Storage Performance With 3D XPoint Technology10.1109/JPROC.2017.2731776 ↗
99. Stochastic Memory Devices for Security and Computing10.1002/aelm.201900198 ↗
100. OxRAM RNG Circuits Exploiting Multiple Undesirable Nanoscale Phenomena10.1109/TNANO.2016.2647623 ↗