Temperature analysis of Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack
Source abstract
Abstract
In this paper, conventional charge-plasma nanowire tunnel field-effect transistor (CP-NWTFET) has been applied by gate stacking and SiGe sourced to design the proposed Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack (SiGe-GS-CP-NWTFET) to enhance electrical characteristics. Comparison of drain current (Id), transconductance (gm), second-order transconductance (gm2), third-order transconductance (gm3), and transconductance generation factor are analysed between conventional CP-NWTFET and SiGe-GS-CP-NWTFET. The results demonstrate that the proposed SiGe-GS-CP-NWTFET device possesses a larger drive current, transconductance, and transconductance factor those of the conventional device. Further, the impact of temperature on various parameters such as subthreshold slope (SS), threshold voltage (Vth), Ion, Ioff, and Ion/Ioff ratio is analysed for the proposed SiGe-GS-CP-NWTFET device. With an increase in temperature, both ON-current and OFF-current upsurge which results in a decrease in the current ratio. A lower subthreshold slope is observed for lower temperature, whereas a lower threshold voltage is observed for higher temperature. The parameters, like the electric field, potential, and energy band diagram which help in understanding the physics of the device, are also analysed for various temperatures. The impact of mole fraction(x) of Ge in SiGe on SS, Vth, Ion, Ioff, and Ion/Ioff ratio is also analysed for the proposed device. Ion, Ioff increase with mole fraction, whereas Vth decreases with temperature. The current ratio and SS are found to be better for the mole fraction of x = 0.45. The improved performance compared to the conventional CP-NWTFET is attributed to the superiority of the proposed SiGe-GS-CP-NWTFET device.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices · Nanowire Synthesis and Applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (16)
Show source-provided references
1. S. Barraud, M. Berthome et al., Scaling of trigate junctionless nanowire MOSFET with gate length down to 13 nm. IEEE Electron Device Lett. 33, 1225–1227 (2012)10.1109/LED.2012.2203091 ↗
2. S. Anand, R.K. Sarin, Analog and RF performance of doping-less tunnel FETs with Si0.55Ge0.45 source”. J. Comput. Electron 15, 850–856 (2016)10.1007/s10825-016-0859-5 ↗
3. R. Jhaveri, V. Nagavarapu, J.C.S. Woo, Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor. IEEE Trans. Electron Devices 58, 80–86 (2010)10.1109/TED.2010.2089525 ↗
4. S. Singh, A. Raman, Gate-All-around charge plasma-based dual material gate-stack nanowire FET for enhanced analog performance. IEEE Trans. Electron Devices 65, 3026–3032 (2018)10.1109/TED.2018.2816898 ↗
5. P.K. Singh, K. Baral, Source pocket engineered underlap stacked-oxide cylindrical gate tunnel FETs with improved performance: design and analysis. Appl. Phys. A 126, 1–11 (2020)10.1007/s00339-019-3176-6 ↗
6. R. Narang, M. Saxena, R.S. Gupta, M. Gupta, Linearity and analog performance analysis of double gate tunnel FET: effect of temperature and Gate stack. Int. J. VLSI Des. Commun. Syst. (VLSICS) 197, 466–475 (2011)
7. N. Kumar, A. Raman, Design and investigation of charge-plasma-based work function engineered dual-metal-heterogeneous gate Si-Si0.55Ge0.45 GAA-cylindrical NWTFET for ambipolar analysis. IEEE Trans. Electron Devices 66, 1468–1474 (2019)10.1109/TED.2019.2893224 ↗
8. S. Anand, S. Intekhab Amin, R.K. Sarin, Analog performance investigation of dual electrode-based doping-less tunnel FET. J. Comput. Electron. 15, 94–103 (2015)10.1007/s10825-015-0771-4 ↗
9. Apoorva, N. Kumar, S. Intekhab Amin, S. Anand, Design and performance optimisation of novel core-shell dopingless GAA-nanotube TFET with Si0.5Ge0.5-based source. IEEE Trans. Electron Devices 67, 789–795 (2020)10.1109/TED.2020.2965244 ↗
10. S. Saurabh, M. Jagadesh Kumar, Investigation of the novel attributes of a dual material gate nanoscale tunnel field effect transistor. IEEE Trans. Electron Devices 58, 404–410 (2011)10.1109/TED.2010.2093142 ↗
11. N. Kumar, U. Mushtaq, S. Intekhab Amin, S. Anand, Design and performance analysis of dual-gate all around core-shell nanotube TFET. Super lattices Microstruct 125, 356–364 (2019)10.1016/j.spmi.2018.09.012 ↗
12. R.J.E. Hueting, B. Rajasekharan, C. Salm, J. Schmitz, The charge plasma P-N diode. IEEE Electron Device Lett. 29, 1367–1369 (2008)10.1109/LED.2008.2006864 ↗
13. N. Kumar, A. Raman, Design and analog performance analysis of charge-plasma based cylindrical GAA silicon nanowire tunnel field effect transistor. Silicon 12, 2627–2634 (2019)10.1007/s12633-019-00355-7 ↗
14. Silvaco ATLAS user manual (2016)
15. N.K. Singh, R. Kar, D. Mandal, Design of Si0.45Ge0.55-based core–shell-type dual-material dual-gate nanotube TFET with source pocket technique. Appl. Phys. A 127, 1–12 (2021). https://doi.org/10.1007/s00339-021-04388-x10.1007/s00339-021-04388-x ↗
16. N.K. Singh, R. Kar, D. Mandal, Simulation and analysis of ZnO- based extended-gate gate-stack junctionless NWFET for hydrogen gas detection. Appl Phys. A 127, 1–10 (2021). https://doi.org/10.1007/s00339-021-04421-z10.1007/s00339-021-04421-z ↗