journal article·2019-03

Design and analysis of logic inverter using antimonide-based compound semiconductor junctionless transistor

Min Su Cho, Young Jun Yoon, Seongjae Cho, In Man Kang

Applied Physics A· Volume 125· Issue 3
Publisher page

Abstract

In this paper, the optimization of gallium antimonide (GaSb) junctionless field-effect transistor (JLFETs) and logic inverter characteristics are analyzed. The hole mobility of GaSb is much higher than that of Si, which warrants high-performance p-channel transistor and low-power operation capability, and also, the mismatch between electron and hole mobilities is much lessened. Consequently, the dimension of p-channel MOSFET based on GaSb can be significantly reduced compared with the Si case. For these reasons and the potential application of GaSb to wide variety of III–V compound semiconductors towards electronics and photonics integration, and components under the extreme conditions, GaSb JLFET is studied in depth in this work. The proposed GaSb JLFET has the Al2O3 buffer between the channel and the Si substrate, which releases the lattice mismatch and suppresses leakage current effectively. The proposed n-channel JLFET has an Ion of 472 µA/µm and, SS of 76.2 mV/dec. The p-channel JLFET has an Ion of 541 µA/µm and SS of 73.4 mV/dec. The inverter using GaSb JLFETs shows excellent performances including NML = 0.28 V, NMH = 0.29 V, τPHL of 1.8 ps, and τPLH of 6.8 ps at an operating voltage as low as VDD = 0.7 V.
Source: openaire · Quality: candidate unverified · Source record ↗

Research context

OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices · Nanowire Synthesis and Applications

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (27)

Show source-provided references
1. J.A. Del Alamo, Nature 479(7373), 317–323 (2011)10.1038/nature10677 ↗
2. B. Benbakhti, K.H. Chan, A. Soltani, K. Kalna, IEEE Trans. Electron Devices 63(10), 3893–3899 (2016)10.1109/TED.2016.2603188 ↗
3. A. Nainani, Y. Sun, T. Irisawa, Z. Yuan, M. Kobayashi, P. Pianetta, B.R. Bennett, J.B. Boos, K.C. Saraswat, J. Appl. Phys. 109(11), 114908 (2011)10.1063/1.3590167 ↗
4. A.W. Dey, J. Svensson, B.M. Borg, M. Ek, L.E. Wernersson, Nano Lett. 12(11), 5593–5597 (2012)10.1021/nl302658y ↗
5. C.B. Zota, S.H. Kim, Y. Asakura, M. Takenaka, S. Takagi, IEEE Device Research Conference (DRC), pp 71–72 (2012)
6. M. Xu, R. Wang, D.Y. Peide, IEEE Electron Device Lett. 32(7), 883–885 (2011)10.1109/LED.2011.2143689 ↗
7. K. Takei, M. Madsen, H. Fang, R. Kapadia, S. Chuang, H.S. Kim, C.H. Liu, E. Plis, J. Nah, S. Krishna, Y.L. Chueh, J. Guo, AliJavey, Nano Letters 12(4), 2060–2066 (2012)10.1021/nl300228b ↗
8. A. Nainani, T. Irisawa, Z. Yuan, B.R. Bennett, J.B. Boos, Y. Nishi, K.C. Saraswat, IEEE Trans. Electron Devices 58(10), 3407–3415 (2011)10.1109/TED.2011.2162732 ↗
9. M. Yokoyama, H. Yokoyama, M. Takenaka, S. Takagi, Appl. Phys. Lett. 109(21), 213505 (2016)10.1063/1.4968187 ↗
10. C.W. Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N.D. Akhavan, P. Razavi, J.P. Colinge, IEEE Trans. Electron Devices 57(3), 620–625 (2010)10.1109/TED.2009.2039093 ↗
11. R.T. Doria, M.A. Pavanello, R.D. Trevisoli, M.d. Souza, C.W. Lee, I. Ferain, N.D. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, J.P. Colinge, IEEE Trans. Electron Devices 58(8), 2511–2519 (2011)10.1109/TED.2011.2157826 ↗
12. C.W. Lee, A.N. Nazarov, I. Ferain, N.D. Akhavan, R. Yan, P. Razavi, R. Yu, R.T. Doria, J.P. Colinge, Appl. Phys. Lett. 96(10), 102106 (2010)10.1063/1.3358131 ↗
13. L. Ansari, B. Feldman, G. Fagas, J.P. Colinge, J.C. Greer, Simulation of junctionless Si nanowire transistors with 3 nm gate length. Appl. Phys. Lett. 97(6), 062105 (2010)10.1063/1.3478012 ↗
14. C.W. Lee, A. Afzalian, N.D. Akhavan, R. Yan, I. Ferain, J.P. Colinge, Appl. Phys. Lett. 94(5), 053511 (2009)10.1063/1.3079411 ↗
15. ATLAS User's Manual, SILVACO International, Santa Clara, CA (2016)
16. 2017 International Roadmap for Devices and Systems (IRDS), IEEE Advancing Technology for Humanity. Available at https://irds.ieee.org
17. M. Yokoyama, H. Yokoyama, M. Takenaka, S. Takagi, Appl. Phys. Lett. 106(7) 073503 (2015)10.1063/1.4906922 ↗
18. A. Nainani, T. Irisawa, Z. Yuan, B.R. Bennett, J. Brad Boos, Y. Nishi, K.C. Saraswat, IEEE Trans. Electron Devices 58(10), 3407–3415 (2011)10.1109/TED.2011.2162732 ↗
19. D.M. Coughey, R.E. Thomas, Proceedings of the IEEE, 55(12), pp. 2192–2193 (1967)10.1109/PROC.1967.6123 ↗
20. V.W.L. Chin, Solid-State Electronics 38(1), 59–67 (1995)10.1016/0038-1101(94)E0063-K ↗
21. D. Martin, C. Algora, Semicond. Sci. Technol. 19(8) 1040–1052 (2004)10.1088/0268-1242/19/8/015 ↗
22. B.G. Streetman, S. Banerjee, Solid State Electronic Devices (Pearson Prentice Hall, New York, 2006), pp. 144–315
23. J.R. Hauser, IEEE Trans. Educ. 36(4) 363–368 (1993)10.1109/13.241612 ↗
24. S. Mookerjea, R. Krishnan, S. Datta, V. Narayanan, IEEE Trans. Electron Dev. 56(9), 2092–2098 (2009)10.1109/TED.2009.2026516 ↗
25. S. Cho, K.R. Kim, B.G. Park, I.M. Kang, IEEE Trans. Electron Devices 58(5), 1388–1396 (2011)10.1109/TED.2011.2109724 ↗
26. P.K. Pal, B.K. Kaushik, S. Dasgupta, IEEE Trans. Electron Devices 62(4), 1105–1112 (2015)10.1109/TED.2015.2400053 ↗
27. J.-L. Huguenin, J. Lacord, S. Monfray, R. Coquand, T. Skotnicki, G. Ghibaudo, F. Boeul, Proceedings of the European Solid-State Device Research Conference (ESSDERC) (2011), pp. 107–110