Effect of Source Pupil Shape on Process Windows in EUV Lithography
Source abstract
Abstract
According to the International Technology Roadmap for Semiconductors report, extreme ultraviolet (EUV) lithography is a key lithography tool for manufacturing devices at the 22-nm node and above. The current findings suggest that the lithographic image affects the critical dimensions (CDs) of wafers used in EUV lithography differently from those used in conventional lithography because of off-axis illumination and reflective optics design. The process windows of line/space (L/S) were explored, using a target CD of 22 nm and illuminating target contact hole (CH) features of a CD of 35 nm by using conventional, annular, dipole, and quasor source shapes. The diffraction amplitudes of the L/S and CH EUV masks and corresponding aerial images were calculated. The results indicate that the dipole is the favorable illumination source shape for printing the L/S features and the quasor is favorable for printing the CH features. In addition, the optimal dipole and quasor illumination settings are reported for the L/S and CH features, respectively. The exposure latitude was 4% and the depth of focus (DOF) was 100 nm to illuminate the L/S feature by using the dipole to print the target at a CD of 22. The exposure latitude was 24% and the DOF was 300 nm to illuminate the CH feature by using the quasor to print the target CD at 35 nm.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advancements in Photolithography Techniques · Integrated Circuits and Semiconductor Failure Analysis · Electron and X-Ray Spectroscopy Techniques
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (38)
Show source-provided references
1. goodman · Introduction to Fourier Optics · 1996
2. Interaction of a CO $2$ laser pulse with tin-based plasma for an extreme ultraviolet lithography source
3. Custom source and mask optimization for 20�nm SRAM and logic
4. Shadowing effect modeling and compensation for EUV lithography
5. 10.1117/12.81353610.1117/12.813536 ↗
6. mack · Fundamental Principles of Optical Lithography The Science of Microfabrication · 2011
7. 10.1117/1.322490110.1117/1.3224901 ↗
8. Laser produced plasma EUV light source for EUVL patterning at 20�nm node and beyond
9. 10.1109/TPS.2008.91778010.1109/TPS.2008.917780 ↗
10. 10.1166/jnn.2012.651510.1166/jnn.2012.6515 ↗
11. 10.1166/jnn.2012.613710.1166/jnn.2012.6137 ↗
12. 10.1039/c2cs35086f10.1039/c2cs35086f ↗
13. 0
14. 10.1166/jnn.2012.578210.1166/jnn.2012.5782 ↗
15. 0
16. 10.1039/c2cs15334c10.1039/c2cs15334c ↗
17. 10.1246/bcsj.2011016210.1246/bcsj.20110162 ↗
18. 10.1016/j.cis.2011.11.00110.1016/j.cis.2011.11.001 ↗
19. 10.1016/j.mee.2009.02.01910.1016/j.mee.2009.02.019 ↗
20. Metamaterials and imaging with sub-wavelength resolution
21. 0
22. 10.1109/AOM.2010.571359910.1109/AOM.2010.5713599 ↗
23. 10.1109/TCSI.2009.202841710.1109/TCSI.2009.2028417 ↗
24. 10.1117/1.361606710.1117/1.3616067 ↗
25. EUV simulation extension study for mask shadowing effect and its correction
26. 10.1088/0957-4484/22/37/37530210.1088/0957-4484/22/37/375302 ↗
27. 10.1109/TNANO.2011.213053510.1109/TNANO.2011.2130535 ↗
28. 10.1109/TNANO.2012.219680210.1109/TNANO.2012.2196802 ↗
29. CMOS scaling for the 22�nm node and beyond: Device physics and technology
30. 10.1109/TNANO.2009.203878710.1109/TNANO.2009.2038787 ↗
31. Challenges and solutions of FinFET integration in an SRAM cell and a logic circuit for 22�nm node and beyond
32. 10.1116/1.239329510.1116/1.2393295 ↗
33. glenn · Handbook of Semiconductor Manufacturing Technology · 2007 · 2
34. 10.1166/jnn.2012.561110.1166/jnn.2012.5611 ↗
35. EUV lithography at the 22�nm technology node
36. EUV lithography program at IMEC
37. 10.1109/TNANO.2012.221654410.1109/TNANO.2012.2216544 ↗
38. EUV lithography with the alpha demo tools: Status and challenges