Characterization of Lead-Free Solder and Sintered Nano-Silver Die-Attach Layers Using Thermal Impedance
Source abstract
Abstract
Since a die-attach layer has a significant impact on the thermal performance of a power module, its quality can be characterized using thermal performance. In this paper, a measurement system for thermal impedance is developed to evaluate three die-attach materials. Thanks to its high temperature sensitivity (10 mV/ ° C), the gate-emitter voltage of an insulated gate bipolar transistor (IGBT) is used as the temperature-sensitive parameter. The power dissipation in the IGBT remains constant by a feedback loop, regardless of the junction temperature. Experimental results show that the sample using sintered nano-silver for the die-attach has 12.1% lower thermal impedance than the samples using SAC305 and SN100C solders. To check the degradation of the die-attachment, six samples using three die-attach materials were thermally cycled from -40 to 125 ° C. The experimental results show that, after 500 cycles, the thermal impedance of SAC305 samples and SN100C samples is increased by 12.9% and 13.3%, respectively, which are much higher than that of the sample using the sintered nano-silver for the die-attach (3.1%).
Source: openalex_inverted_index · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Silicon Carbide Semiconductor Technologies · Heat Transfer and Optimization · Advancements in Semiconductor Devices and Circuit Design
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (14)
Show source-provided references
1. 10.1109/ICEPT.2009.527075310.1109/ICEPT.2009.5270753 ↗
2. 10.1007/3-540-29527-510.1007/3-540-29527-5 ↗
3. Temperature cycling · 2005
4. gobl · Sinter Technology Enhances Power-Module Robustness · 2009
5. Reliability investigation of Sn/Cu/Ni solder joints
6. 10.1109/STHERM.2004.129130410.1109/STHERM.2004.1291304 ↗
7. A lead-free, low-temperature sintering die-attach technique for high-performance and high-temperature packaging
8. 10.1109/PESC.1982.707243610.1109/PESC.1982.7072436 ↗
9. 10.1109/ISIE.1999.79867510.1109/ISIE.1999.798675 ↗
10. 10.1007/978-0-387-47314-710.1007/978-0-387-47314-7 ↗
11. sze · Physics of Semiconductor Devices · 1981
12. 10.1109/TPEL.2005.84654810.1109/TPEL.2005.846548 ↗
13. 10.1109/ITHERM.2002.101256710.1109/ITHERM.2002.1012567 ↗
14. 10.1109/ISIE.1999.79867510.1109/ISIE.1999.798675 ↗