Improved analog and AC performance with increased noise immunity using nanotube junctionless field effect transistor (NJLFET)
Source abstract
Abstract
In this paper for the first time, the noise immunity and analog performance of nanotube junctionless field effect transistor (NJLFET) has been investigated. Small signal AC performance metrics namely Scattering parameters (S-parameters) have been analyzed along with analog parameters to validate the suitability of NJLFET for RFIC design. NJLFET performance is examined by comparing its performance with junctionless gate-all-around (JLGAA) MOSFET. It has been inferred that NJLFET has improved I on/I off ratio directing improved digital performance at higher channel lengths, reduced channel resistance (R ch) which enables the MOSFET to provide a low resistance path to current and improved early voltage (V EA) which shows the capability for high-gain amplification and higher g m/g d directing high intrinsic dc gain. Higher f Tmax for NJLFET has been observed posing its potential for terahertz applications. Higher gain transconductance frequency product makes NJLFET an ultimate device for high-speed switching applications. Higher maximum transducer power gain in NJLFET implies higher power gain than JLGAA MOSFET. Also, NJLFET exhibits lower harmonic distortion and it has been explained by significant reduction in third-order derivative of transconductance, g m3. Reduction in g m3 shows that NJLFET provides better linearity over JLGAA and is more suitable for RFIC design. Also the S-parameters namely S11, S12, S21 and S22 have been analyzed to verify the small signal performance. A lower magnitude for reflection coefficients S11 and S22 depicts minimum reflection and higher matching between ports in NJLFET than JLGAA MOSFET. Higher voltage gains S12 and S21 are present in NJLFET than its counterpart which shows the higher gains that can be achieved using nanotube architecture. The noise metrics which are noise figure and noise conductance show significant reduction for NJLFET justifying its noise immunity.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Nanowire Synthesis and Applications · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (21)
Show source-provided references
1. B. Yu, H. Lu, M. Liu, Y. Taur, Explicit continuous model for double gate and surrounding gate MOSFET. IEEE Trans. Electron. Device 54(10), 2715–2722 (2007)10.1109/TED.2007.904410 ↗
2. P. Kumar, D. Joy, B.K. Jeblin, Nanoscale trigate MOSFET for Ultra low power applications using high-k dielectrics, in 5th IEEE International Conference on Nanoelectronics, 2013, INEC 2013, pp. 12–19 (2013)10.1109/INEC.2013.6465939 ↗
3. D. Jimenez, J.J. Saenz, B. Iniguez, J. Sune, L.F. Marsal, J. Pallares, Modeling of nanoscale gate-all-around MOSFETs. IEEE Electron Device Lett. 25(5), 314–316 (2004)10.1109/LED.2004.826526 ↗
4. K. H. Yeo, S. D. Suk, M. Li, Y. Yeoh, K. H. Cho, K.-H. Hong, S. Yun, M. S. Lee, N. Cho, K. Lee, D. Hwang, B. Park, D.-W. Kim, D. Park, B.-I. Ryu, Gate-all-around (GAA) twin silicon nanowire MOSFET (TSNWFET) with 15 nm length gate and 4 nm radius nanowires, in IEDM Technical Digest, pp. 1–4 (2006)10.1109/IEDM.2006.346838 ↗
5. J. Colinge, C. Lee, A. Afzalian, N. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O’Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, R. Murphy, Nanowire transistor without junctions. Nat. Nanotechnol. 5(3), 225–229 (2010)10.1038/nnano.2010.15 ↗
6. H.S. Lee, An analysis of the threshold voltage for short channel IGFETs. Solid State Electron. 16(12), 1407–1417 (1973)10.1016/0038-1101(73)90055-5 ↗
7. H.M. Fahad, M.M. Hussain, Are nanotubes architectures more advantageous than nanowie architectures for field effect transistors? Sci. Rep. (2012). doi: 10.1038/srep0047510.1038/srep00475 ↗
8. H.M. Fahad, C.E. Smith, J.P. Rojas, M.M. Hussain, Silicon nanotubes field effect transistors with core-shell gate stacks for enhanced high-performance operation and scaling benefits. Nano Lett. (2011). doi: 10.1021/nl202563s10.1021/nl202563s ↗
9. H.M. Fahad, M.M. Hussain, High-performance silicon nanotube tunneling FET for ultralow-power logic applications. IEEE Trans. Electron Devices 60(3), 1034–1038 (2013)10.1109/TED.2013.2243151 ↗
10. ATLAS: 3D Device Simulator, SILVACO International (2015)
11. S.J. Choi, D.I. Moon, S. Kim, J.P. Duarte, Y.K. Choi, Sensitivity of threshold voltage to nanowire width variation in junctionless transistors. IEEE Electron Device Lett. 32, 125–132 (2011)10.1109/LED.2010.2093506 ↗
12. D. Tekleab, W. Falls, H.H. Tran, H. Junction, Silicon nanotube MOSFET, NY (US), Jeffery W. Sleight, Ridgefield, CT (US), Dureseti Chidambarrao, Weston, CT (US), US 2014/0061583 A1
13. Y. Pratap, S. Haldar, R.S. Gupta, M. Gupta, Performance evaluation and reliability issues of junctionless CSG MOSFET for RFIC design. IEEE Trans. Device Mater. Reliab. 14(1), 418–425 (2014)10.1109/TDMR.2013.2296524 ↗
14. M. Kumar, S. Haldar, M. Gupta, R.S. Gupta, Impact of gate material engineering (GME) on analog/RF performance of nanowire Schottky-barrier gate all around (GAA) MOSFET for low power wireless applications: 3D T-CAD simulation. Microelectron. J. 45(11), 1508–1514 (2014)10.1016/j.mejo.2014.07.010 ↗
15. R. Gautam, M. Saxena, R.S. Gupta, M. Gupta, Impact of interface fixed charges on the performance of the channel material engineered cylindrical nanowire MOSFET. Int. J. VLSI Des. Commun. Syst. (VLSICS) 2(3), 225–241 (2011)10.5121/vlsic.2011.2319 ↗
16. R. Narang, M. Saxena, R.S. Gupta, M. Gupta, Linearity and analog performance analysis of double gate tunnel FET: effect of temperature and gate stack. Int. J. VLSI Des. Commun. Syst. (VLSICS) 2(3), 185–200 (2011)10.5121/vlsic.2011.2316 ↗
17. P. Malik, R.S. Gupta, R. Chaujar, M. Gupta, Linearity distortion analysis of GME-TRC MOSFET for high performance and wireless applications. J. Semicond. Sci. Technol. 11(3), 169–181 (2011)10.5573/JSTS.2011.11.3.169 ↗
18. J. Madan, R. Chaujar, Interfacial charge analysis of heterogeneous gate dielectric-gate all around-tunnel FET for improved device reliability. IEEE Trans. Device Mater. Reliab. 16(2), 3263–3268 (2016)10.1109/TDMR.2016.2564448 ↗
19. P. Ghosh, S. Haldar, R.S. Gupta, M. Gupta, An investigation of linearity performance and intermodulation distortion for RFIC design. IEEE Trans. Electron Devices 59(12), 3263–3268 (2012)10.1109/TED.2012.2219537 ↗
20. S. Cho, K.R. Kim, B.-G. Park, I.M. Kang, RF performance and small signal parameter extraction of Junctionless Nanowire MOSFETs. IEEE Trans. Electron Devices 58(5), 1388–1396 (2011)10.1109/TED.2011.2109724 ↗
21. M. Golio, Microwave and RF Product Applications, 1st edn. (CC-Press, Boca Raton, 2003)10.1201/9780203503744 ↗