Probability distribution of write failure in a memory cell array consisting of magnetic tunnel junction elements with distributed write error rates
Source abstract
Abstract
Write failure (WF) is a major reliability issue for applications of magnetoresistive random access memory (MRAM), and much effort has been devoted to reducing the write error rate (WER), which is the probability of write failures of a memory cell. Recently, it was shown that the WER of MRAM obeys a skewed probability distribution even though the variation in material parameters obeys a normal distribution. However, little is known about the effect of WER distribution on WF in a memory cell array. Here, we study WF in a memory cell array consisting of magnetic tunnel junction elements with distributed WERs based on numerical simulations. We simulated Bernoulli trials of writing, assuming that the WER obeys a beta distribution. The results show that for typical writing patterns, WF in a memory cell array obeys a binomial distribution, with the mean of the WER as the probability of success. The statistical properties of WF in a memory cell array are not affected by the variance and skewness of the WER. The results provide a basic understanding of the statistical properties of WF in a memory cell array and will be useful for the development of computing systems that exploit erroneous memories.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Advanced Data Storage Technologies
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
National Institute of Advanced Industrial Science and Technology (AIST) , 1-1-1 Umezono, Tsukuba 305-8568, Japan
Funding
Japan Society for the Promotion of Science
References (21)
Show source-provided references
1. Fault and error tolerance in neural networks: A review10.1109/access.2017.2742698 ↗
2. Improving robustness of neural networks against bit flipping errors during inference10.18178/joig.6.2.181-186 ↗
3. A reliability analysis of a deep neural network
4. Implementing binarized neural networks with magnetoresistive RAM without error correction
5. Low power neural network by reducing SRAM operating voltage10.1109/access.2022.3219208 ↗
6. Memristive DeepLab: A hardware friendly deep CNN for semantic segmentation10.1016/j.neucom.2021.04.061 ↗
7. On Fault tolerant training of feedforward neural networks10.1016/s0893-6080(96)00089-5 ↗
8. Selective neuron Re-computation (SNRC) for error-tolerant neural networks10.1109/tc.2021.3056992 ↗
9. Probability distribution of the write-error rate of voltage-controlled magnetoresistive random-access memories10.1103/physrevapplied.16.064068 ↗
10. Distribution of write error rate of spin-transfer-torque magnetoresistive random access memory caused by a distribution of junction parameters10.1016/j.jmmm.2022.170012 ↗
11. Corrigendum to ‘Distribution of write error rate of spin-transfer-torque magnetoresistive random access memory caused by a distribution of junction parameters’ [J. Magn. Magn. Mater. 563 (2022) 170012]10.1016/j.jmmm.2022.170224 ↗
12. Demonstration of ultralow bit error rates for spin-torque magnetic random-access memory with perpendicular magnetic anisotropy10.1109/lmag.2011.2155625 ↗
13. Future prospects of MRAM technologies
14. Spin-transfer torque magnetoresistive random-access memory technologies for normally off computing (invited)10.1063/1.4869828 ↗
15. STT-MRAM architecture with parallel accumulator for in-memory binary neural networks
16. Evaluation of write error rate for voltage-driven dynamic magnetization switching in magnetic tunnel junctions with perpendicular magnetization10.7567/apex.9.013001 ↗
17. Methods for reducing write error rate in voltage-induced switching having prolonged tolerance of voltage-pulse duration10.1063/1.5128154 ↗
18. Recent progress in the voltage-controlled magnetic anisotropy effect and the challenges faced in developing voltage-torque MRAM10.3390/mi10050327 ↗
19. Voltage-driven magnetization switching using inverse-bias schemes10.1103/physrevapplied.13.014045 ↗
20. A performance comparison of contemporary DRAM architectures
21. Evaluating STT-RAM as an energy-efficient main memory alternative