journal article·2020-06-01Open access

Mutual interference induced by single event effects in CMOS circuits

Lili Ding, Wei Chen, Tan Wang, Fengqi Zhang, Yinhong Luo, Guo-Qing Yang

AIP Advances· Volume 10· Issue 6

Abstract

Single event effect (SEE) induced mutual interference in CMOS circuits, including single event (SE) induced coupling effects (crosstalk) and modulation in local supply voltage on power-supply rails, was studied based on the increase in metal interconnect density. The dependence of SE vulnerability on metal interconnects was experimentally investigated using heavy ions and pulsed laser. Numerical simulation was performed to evaluate the modulation in local supply voltage induced by SEEs. Two groups of test structures with various metal interconnects between well contacts and the first metal layer were designed and fabricated. All other parts, including well contacts in the active regions, are of the same structures. Experimental results show that the upset cross section decreases with an increase in metal interconnect contact (CT) density between the active region and the first metal layer, suggesting a dominant contribution of rail voltage drop induced by charge sharing rather than SE-induced crosstalk. The differences in upset cross sections with cells of different CT hole densities appear the most evident ones under low frequency and high linear energy transfer value conditions. When transient-induced upsets play a more important role, the differences get weakened due to masking effects.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Radiation Effects in Electronics · Advanced Memory and Neural Computing · Semiconductor materials and devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

State Key Laboratory of Pulsed Radiation Simulation and Effect, Northwest Institute of Nuclear Technology 1 , Xi’an 710024, China

Xidian University 2 , Xi’an 710071, China

Funding

National Natural Science Foundation of China

References (27)

Show source-provided references
1. Measurement and analysis of interconnect crosstalk due to single events in a 90 nm CMOS technology10.1109/tns.2008.2000781 ↗
2. Crosstalk effects caused by single event hits in deep sub-micron CMOS technologies10.1109/tns.2006.884675 ↗
3. Single-event cluster multibit upsets due to localized latch-up in a 90 nm COTS SRAM containing SEL mitigation design10.1109/tns.2014.2314722 ↗
4. Analysis of multiple cell upset sensitivity in bulk CMOS SRAM after neutron irradiation10.1088/1674-1056/27/3/038501 ↗
5. A novel feature of neutron-induced multi-cell upsets in 130 and 180 nm SRAMs10.1109/tns.2007.897066 ↗
6. Statistics and methodology of multiple cell upset characterization under heavy ion irradiation10.1016/j.nima.2014.11.106 ↗
7. Pulsed infra-red microscopy for debugging latch-up on CMOS products
8. Effectiveness of SEL hardening strategies and the latchup domino effect10.1109/tns.2012.2224374 ↗
9. Impact of well structure on single-event well potential modulation in bulk CMOS10.1109/tns.2011.2171366 ↗
10. Influence of N-well contact area on the pulse width of single-event transients10.1109/tns.2011.2172221 ↗
11. Impact of cell distance and well-contact density on neutron-induced multiple cell upsets10.1587/transele.e98.c.298 ↗
12. An area efficient SEU-tolerant latch design10.1109/tns.2014.2361514 ↗
13. Accurate analytical model for single event (SE) crosstalk10.1109/tns.2012.2204901 ↗
14. Modeling single event crosstalk in nanometer technologies10.1109/tns.2011.2165295 ↗
15. Transient radiation upset simulations of CMOS memory circuits10.1109/tns.1984.4333507 ↗
16. Analysis of transient radiation upset in a 2K SRAM10.1109/tns.1985.4334062 ↗
17. Estimation of pulsed laser induced single event transient in a partially-depleted silicon-on-insulator 0.18 μm MOSFET10.1088/1674-1056/23/8/088505 ↗
18. Single event transients in a 0.18 μm partially-depleted silicon-on-insulator complementary metal oxide semiconductor circuit10.7498/aps.64.13602 ↗
19. Effects of guard bands and well contacts in mitigating long SETs in advanced CMOS processes10.1109/tns.2008.920260 ↗
20. Quantifying the effect of guard rings and guard drains in mitigating charge collection and charge spread10.1109/tns.2008.2007119 ↗
21. Layout technique for single-event transient mitigation via pulse quenching10.1109/tns.2010.2097278 ↗
22. Numerical simulation of single-event-transient effects on ultra-thin-body fully-depleted silicon-on-insulator transistor based on 22 nm process node10.7498/aps.62.208501 ↗
23. A statistical technique to measure the proportion of MBU’s in SEE testing10.1109/tns.2006.883907 ↗
24. Broadening of the variance of the number of upsets in a read-cycle by MBUs10.1109/tns.2004.839248 ↗
25. Impact of temporal masking of flip-flop upsets on soft error rates of sequential circuits10.1109/tns.2017.2711034 ↗
26. Characterization of heavy-ion-induced single-event effects in 65 nm bulk CMOS ASIC test chips10.1109/tns.2014.2342872 ↗
27. Bias dependence of single-event upsets in 16 nm FinFET D-flip-flops10.1109/tns.2015.2498927 ↗