Advanced hybrid MRAM based novel GPU cache system for graphic processing with high efficiency
Source abstract
Abstract
With the rapid development of portable computing devices and users’ demand for high-quality graphics rendering, embedded Graphics Processing Units (GPU) systems for graphics processing are increasingly turning into a key component of computer architecture to enhance computability. The cache system based on traditional static random access memory (SRAM) plays a crucial role in GPUs. But high leakage, low lifetime and poor integration problems deeply plague the science and engineering field. In the paper, a novel magnetic random access memory (MRAM) based cache architecture of GPU systems is proposed for highly efficient graphics processing and computing accelerating, with the merits of high speed, long endurance, strong interference resistance, and ultra-low power consumption. Spin transfer torque-MRAM and spin orbit torque-MRAM are utilized in off-chip and on-chip caches, respectively. A controller design scheme with prefetching modules and optimized cache coherency protocols are adopted. After testing and evaluating with multiple loads, neural network models and datasets, the simulation results show that the proposed system can achieve up to 28%, 56%, and 66.45% optimizations mostly in terms of speed, energy and leakage power, respectively.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Magnetic properties of thin films · Advanced Memory and Neural Computing · Machine Learning and ELM
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Electrical Engineering, School of Internet of Things (IoT) Engineering, Jiangnan University 1 , Wuxi, Jiangsu 214122, China
Institute of Advanced Technology, Jiangnan University 2 , Wuxi, Jiangsu 214122, China
Funding
National Natural Science Foundation of China
References (25)
Show source-provided references
1. Challenges and trends in developing nonvolatile memory-enabled computing chips for intelligent edge devices10.1109/ted.2020.2976115 ↗
2. Cache hierarchy and memory subsystem of the AMD Opteron processor10.1109/mm.2010.31 ↗
3. A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects10.1109/jssc.2003.810048 ↗
4. New non-volatile logic based on spin-MTJ10.1002/pssa.200778135 ↗
5. A capacitor-less 1T-DRAM cell10.1109/55.981314 ↗
6. Stable SRAM cell design for the 32 nm node and beyond
7. Highly reliable and low-power nonvolatile cache memory with advanced perpendicular STT-MRAM for high-performance CPU
8. FUSE: Fusing STT-MRAM into GPUs to alleviate off-chip memory access overheads
9. An eight-core RISC-V processor with compute near last level cache in Intel 4 CMOS10.1109/jssc.2022.3228765 ↗
10. Evaluation of hybrid memory technologies using SOT-MRAM for on-chip cache hierarchy10.1109/tcad.2015.2391254 ↗
11. Write back energy optimization for STT-MRAM-based last-level cache with data pattern characterization10.1145/3381860 ↗
12. A novel hybrid DRAM/STT-RAM last-level-cache architecture for performance, energy, and endurance enhancement10.1109/TVLSI.2019.2918385 ↗
13. Hi-End: Hierarchical, endurance-aware STT-MRAM-based register file for energy-efficient GPUs10.1109/access.2020.3008719 ↗
14. DeepNVM++: Cross-Layer modeling and optimization framework of nonvolatile memories for deep learning10.1109/tcad.2021.3127148 ↗
15. 2020
16. Comparative analysis of spintronic memories for low power on-chip caches10.1142/s2010324720500277 ↗
17. Spin-transfer torque magnetic random access memory (STT-MRAM)10.1145/2463585.2463589 ↗
18. Multilevel spin-orbit torque MRAMs10.1109/ted.2014.2377721 ↗
19. Ultra-fast and high-reliability SOT-MRAM: From cache replacement to normally-off computing10.1109/tmscs.2015.2509963 ↗
20. Hierarchical cache configuration based on hybrid SOT- and STT-MRAM10.1063/9.0000415 ↗
21. RISC-V-Based evaluation and strategy exploration of MRAM triple-level hybrid cache systems10.1109/tvlsi.2023.3268108 ↗
22. Area-optimized design of SOT-MRAM10.1587/elex.17.20200314 ↗
23. Design of an area and energy-efficient last-level cache memory using STT-MRAM10.1016/j.jmmm.2021.167882 ↗
24. MRAM-based cache system design and policy optimization for RISC-V multi-core CPUs10.1109/tmag.2023.3267467 ↗
25. Analyzing CUDA workloads using a detailed GPU simulator