journal article·2025-04-01Open access

A novel half-complementary cipher for in-situ secure computing-in-memory

Ying Zhou, Wenbiao Zhang, Yinuo Shi, Xiaomi Chen, Jianting Liu, Xiang Feng, Tiejun Zhou, Bo Liu

AIP Advances· Volume 15· Issue 4

Abstract

The advent of the new AI era has led to an increase in the number of intelligent terminals in use and the generation of a vast amount of data, driving the development of novel AI accelerator techniques. However, in the pursuit of high speed and high efficiency, the rising privacy risks and security concerns pose an urgent need for highly applicable encryption solutions without heavily increasing hardware cost for AI accelerators. In this work, to enhance the security of computing-in-memory architecture, we propose a novel half-complementary cipher to provide an effective information shield and in situ decryption function without sacrificing hardware cost. With the integrated 4 Kb STT-MRAM system, the decryption and inference of speech command classification is experimentally demonstrated, validating the feasibility of the half-complementary cipher. Simulation results for larger neural networks also substantiate the effectiveness. Moreover, the 2T2R structure-based half-complementary cipher facilitates further scaling up of the computing-in-memory architecture and offers a promising avenue for secure and efficient edge AI, thanks to a ∼50% reduction in three key factors, including the number of memory cells, the maximum accumulative source line current, and the noise in its worst-case scenario, compared to the conventional XOR cipher.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Physical Unclonable Functions (PUFs) and Hardware Security

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

State Key Laboratory of Spintronics Devices and Technologies 1 , Hangzhou, Zhejiang 311305,

School of Electronics and Information, Hangzhou Dianzi University 2 , Hangzhou, Zhejiang 310018,

References (44)

Show source-provided references
1. Learning IoT in edge: Deep learning for the internet of things with edge computing10.1109/mnet.2018.1700202 ↗
2. DeepDriving: Learning affordance for direct perception in autonomous driving
3. Big data and machine learning in health care10.1001/jama.2017.18391 ↗
4. Memory devices and applications for in-memory computing10.1038/s41565-020-0655-z ↗
5. Training and operation of an integrated neuromorphic network based on metal-oxide memristors10.1038/nature14441 ↗
6. Fully hardware-implemented memristor convolutional neural network10.1038/s41586-020-1942-4 ↗
7. 33.2 A fully integrated analog ReRAM based 78.4TOPS/W compute-in-memory chip with fully parallel MAC computing
8. Equivalent-accuracy accelerated neural-network training using analogue memory10.1038/s41586-018-0180-5 ↗
9. Edge learning using a fully integrated neuro-inspired memristor chip10.1126/science.ade3483 ↗
10. DRISA: A DRAM-based reconfigurable in-situ accelerator
11. A 351TOPS/W and 372.4GOPS compute-in-memory SRAM macro in 7nm FinFET CMOS for machine-learning applications
12. Ferroelectric compute-in-memory annealer for combinatorial optimization problems10.1038/s41467-024-46640-x ↗
13. Programming memristor arrays with arbitrarily high precision for analog computing10.1126/science.adi9405 ↗
14. Memristor-based analogue computing for brain-inspired sound localization with in situ training10.1038/s41467-022-29712-8 ↗
15. A compute-in-memory chip based on resistive random-access memory10.1038/s41586-022-04992-8 ↗
16. MRAM acceleration core for vector matrix multiplication and XNOR-binarized neural network inference
17. A nonvolatile compute-in-memory macro using voltage-controlled MRAM and in situ magnetic-to-digital converter10.1109/jxcdc.2023.3258431 ↗
18. 33.4 A 28 nm 2 Mb STT-MRAM computing-in-memory macro with a refined bit-cell and 22.4–41.5TOPS/W for AI inference
19. In-memory computing with emerging memory devices: Status and outlook10.1063/5.0136403 ↗
20. 33.1 A 16 nm 32 Mb embedded STT-MRAM with a 6 ns read-access time, a 1M-cycle write endurance, 20-year retention at 150 °C and MTJ-OTP solutions for magnetic immunity
21. Efficient AI with MRAM10.1038/s41928-022-00725-x ↗
22. STT-MRAM design technology Co-optimization for hardware neural networks
23. A maximally row-parallel MRAM in-memory-computing macro addressing readout circuit sensitivity and area
24. MRAM In-memory computing macro for AI computing
25. A CMOS-integrated spintronic compute-in-memory macro for secure AI edge devices10.1038/s41928-023-00994-0 ↗
26. Embedding security into ferroelectric FET array via in-situ memory operation10.1038/s41467-023-43941-5 ↗
27. 2023 · 22.1.1
28. XOR-CIM: Compute-in-memory SRAM architecture with embedded XOR encryption
29. Secure XOR-CIM engine: Compute-in-memory SRAM architecture with embedded XOR encryption10.1109/tvlsi.2021.3120296 ↗
30. Secure-RRAM: A 40nm 16kb compute-in-memory macro with reconfigurability, sparsity control, and embedded security
31. Parasitic effect analysis in memristor-array-based neuromorphic systems10.1109/TNANO.2017.2784364 ↗
32. Associative memory for image recovery with a high-performance memristor array10.1002/adfm.201900155 ↗
33. A neuromorphic ASIC design using one-selector-one-memristor crossbar
34. A 40-nm compute-in-memory macro with RRAM addressing IR drop and off-state current10.1109/lssc.2023.3338212 ↗
35. Compute-in-Memory with emerging nonvolatile-memories: Challenges and prospects
36. Hardware-robust in-RRAM-computing for object detection10.1109/jetcas.2022.3171522 ↗
37. IR-QNN framework: An IR drop-aware offline training of quantized crossbar arrays10.1109/access.2020.3044652 ↗
38. Noise injection adaption: End-to-end ReRAM crossbar non-ideal effect adaption for neural network mapping
39. Novel ferroelectric tunnel FinFET based encryption-embedded computing-in-memory for secure AI with high area-and energy-efficiency
40. A crossbar array of magnetoresistive memory devices for in-memory computing10.1038/s41586-021-04196-6 ↗
41. Speech commands: A dataset for limited-vocabulary speech recognition
42. Deep residual learning for image recognition
43. Learning multiple layers of features from tiny images
44. A 40 nm 150 TOPS/W high row-parallel MRAM compute-in-memory macro with series 3T1MTJ bitcell for MAC operation