Internal defects inspection of TSV 3D package based on thermal distribution analysis
Source abstract
Abstract
A small aperture, fine pitch, and high aspect ratio have been the characteristics of through silicon via (TSV) 3D packaging technology. Thus, the requirements of TSV quality are becoming higher and higher. In order to improve the reliability of TSV 3D packaging, it is necessary to find an effective method to discover the internal defect of TSVs. Based on the view that intact TSVs and defective ones will exhibit different external features under thermal–electric coupling excitation, an internal defect inspection method through identifying the external feature pattern is proposed. The simulation result shows a significant difference in the temperature distribution between intact TSVs and those with some typical defects. By contrast, the differences between the intact TSV and the TSV with gaps, bottom cavity, or filling deletion are 1, 2.11, and 6.83 °C, respectively. Then, the experiment is carried out, and the defect is recognized via external temperature characteristics caused by the internal defects of TSVs. The good agreement between experimental validation and simulation results shows that the proposed method is feasible for TSV internal defect detection applications.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: 3D IC and TSV technologies · Additive Manufacturing and 3D Printing Technologies · Electronic Packaging and Soldering Technologies
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Hubei Key Laboratory of Modern Manufacturing Quantity Engineering, School of Mechanical Engineering, Hubei University of Technology , Wuhan, Hubei 430068, People’s Republic of China
Funding
Foundation for Innovative Research Groups of the National Natural Science Foundation of China · Scientific Research Foundation of Hubei University of Technology
References (23)
Show source-provided references
1. A RF redundant TSV interconnection for high resistance Si interposer10.3390/mi12020169 ↗
2. Through silicon via (TSV) defect modeling, measurement, and analysis10.1109/tcpmt.2016.2631731 ↗
3. Finite element analysis of solder joint reliability of 3D packaged chips10.12073/j.hjxb.20201021002 ↗
4. TSV defect detection technology based on hybrid extreme learning machine10.13290/j.cnki.bdtjs.2020.07.011 ↗
5. X. Zhao, “Study on the microstructure evolution and mechanism of copper-filled through silicon vias under thermal and electrical conditions,” Master’s thesis (Beijing University of Technology, 2019).
6. M. Fan, “Three-dimensional packaging TSV new structure and thermal-mechanical coupling characteristics analysis,” Master’s thesis (Jiangsu Normal University, 2018).
7. Stress evolution mechanism and thermo-mechanical reliability analysis of copper-filled TSV interposer10.17531/ein.2020.4.14 ↗
8. 2015
9. Multi-physics simulation of 3D electromigration of Cu interconnect10.11896/cldb.20060120 ↗
10. Effects of anisotropy on the reliability of TSV microstructure10.1016/j.microrel.2020.113745 ↗
11. TSV interconnect structure defect failure test10.16725/j.cnki.cn45-1351/tn.2017.05.008 ↗
12. An efficient partitioning and placement based fault TSV detection in 3D-IC using deep learning approach10.1007/S12652-021-02964-W ↗
13. C. Jiang, “Research on feature recognition method of typical defects in TSV three-dimensional packaging,” Master’s thesis (Hubei University of Technology, 2018).
14. 2007
15. Junction temperature and thermal resistance restrict the development of high-power LEDs
16. D. Xue, “Research of electroplating process in through silicon via,” Master’s thesis (Huazhong University of Science and Technology, 2014).
17. Coupled thermo-mechanical analysis of 3D ICs based on an equivalent modeling methodology with sub-modeling10.1109/access.2020.2966789 ↗
18. 2002
19. Microfluidic device for in situ observation of bottom-up copper electrodeposition in a TSV-like structure10.1149/1945-7111/abd453 ↗
20. Multichip thinning technology with temporary bonding for multichip-to-wafer 3D integration10.7567/1347-4065/ab4f3c ↗
21. Y. He, “Thermodynamic response of TSV based on electro-thermal-mechanical coupling,” Master’s thesis (Xi’an University of Electronic Science and Technology, 2017).
22. Wafer-to-wafer hybrid bonding development by advanced finite element modeling for 3-D IC packages10.1109/tcpmt.2020.3035652 ↗
23. High aspect ratio through-silicon-via formation by using low-cost electroless-Ni as barrier and seed layers for 3D-LSI integration and packaging applications10.35848/1347-4065/ab75b8 ↗