journal article·2024-05-01Open access

Development of a high-performance arithmetic and logic unit for efficient digital signal processing based on reversible logic and quantum dots

Hu Jun, Xiao Wei, Mohammad Anbar

AIP Advances· Volume 14· Issue 5

Abstract

Digital Signal Processing (DSP) finds a wide range of applications in various fields, including telecommunications, audio and video processing, biomedical engineering, radar systems, and image processing. Previous DSP designs faced limitations in available processing power and computational resources. Insufficient processing power could result in slower execution times, an inability to handle complex algorithms, or limited capacity to process high-speed or large-scale signals. As the demand for minimal power consumption in DSP circuits continues to grow, reversible logic and quantum-dot cellular automata (QCA) have emerged as promising technologies due to their inherent ability to reduce energy loss. Within this landscape, the arithmetic and logic unit (ALU) plays a vital role in complex circuitry, serving as a key component in digital signal processing applications. However, challenges persist, including high quantum cost and the need to limit the number of cells in the ALU design. To address these challenges, our research aims to develop an efficient ALU by integrating reversible logic and QCA technology. Our focus will be on generating essential components, such as Feynman gates, Fredkin gates, and full adder circuits, which serve as foundational building blocks for reversible logic and QCA designs. These components will be combined to construct a comprehensive ALU capable of performing 20 different operations. Our implementation efforts will be centered around QCADesigner, with a specific emphasis on digital signal processing systems that prioritize energy efficiency and optimal utilization of occupied areas.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Quantum-Dot Cellular Automata · Advanced Memory and Neural Computing · Quantum Computing Algorithms and Architecture

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Department of Cardiac Surgery, Yiyang Central Hospital 1 , Hunan Province, China

Communication Technology Engineering Department, Tartous University 2 , Tartous, Syria

3 Department of Mathematics and Natural Sciences, Gulf University for Science and Technology, Mishref Campus, Kuwait

References (56)

Show source-provided references
1. Using nano-scale QCA technology for designing fault-tolerant 2:1 multiplexer10.1007/s10470-021-01941-9 ↗
2. Nonvolatile latch designs with node-upset tolerance and recovery using magnetic tunnel junctions and CMOS10.1109/TVLSI.2023.3323562 ↗
3. Quantum modelling and molecular docking evaluation of some selected quinoline derivatives as anti-tubercular agents10.1016/j.heliyon.2020.e03639 ↗
4. Designs of BCD adder based on excess-3 code in quantum-dot cellular automata
5. Memory designing using quantum-dot cellular automata: Systematic literature review, classification and current trends10.1142/s0218126617300045 ↗
6. Electrochemical determination of methyldopa by graphene quantum dot/1-butyl-3-methylimidazolium hexafluoro phosphate nanocomposite electrode10.20964/2017.09.71 ↗
7. Quantum-dot cellular automata: Review and recent experiments (invited)10.1063/1.370344 ↗
8. A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR10.1016/j.physb.2018.09.029 ↗
9. Efficient modelling of random access memory cell: An approach using QCA nanocomputing10.55730/1300-0632.4007 ↗
10. Fluorescent imaging applications of quantum dot probes10.2174/157341307782418595 ↗
11. Minimizing information overload: The ranking of electronic messages10.1177/102831538901500306 ↗
12. A new F-shaped XOR gate and its implementations as novel adder circuits based quantum-dot cellular Automata (QCA)10.9790/0661-1631110117 ↗
13. Modular design of ultra-efficient reversible full adder-subtractor in QCA with power dissipation analysis10.1007/s10773-018-3806-3 ↗
14. Design of reversible Feynman and double Feynman gates in quantum-dot cellular automata nanotechnology10.1108/cw-08-2020-0199 ↗
15. A symbolic model checking approach in formal verification of distributed systems10.1186/s13673-019-0165-x ↗
16. A nanocryotron comparator can connect single-flux-quantum circuits to conventional electronics10.1088/1361-6668/aa5f33 ↗
17. An efficient and energy-aware design of a novel nano-scale reversible adder using a quantum-based platform10.1016/j.nancom.2022.100412 ↗
18. An efficient three-level nano-design for reversible gate using quantum dot-cellular automata with cost analysis10.1016/j.mseb.2023.116526 ↗
19. Implementation of an encrypted-compressed image wireless transmission scheme based on chaotic fractional-order systems10.1016/j.cjph.2020.11.014 ↗
20. A new design of parity preserving reversible Vedic multiplier targeting emerging quantum circuits10.1002/jnm.3089 ↗
21. A reversible ALU using HNG and Fredkin gates in QCA nanotechnology10.1002/cta.2799 ↗
22. Novel design and simulation of reversible ALU in quantum dot cellular automata10.1007/s11227-021-03860-y ↗
23. Design and testing of a reversible ALU by quantum cells automata electro-spin technology10.1007/s11227-021-03767-8 ↗
24. Design of testable adder in quantum-dot cellular automata with fault secure logic10.1016/j.mejo.2016.11.008 ↗
25. Quantum mechanical computers10.1007/BF01886518 ↗
26. Conservative logic10.1007/bf01857727 ↗
27. Efficient designs of quantum-dot cellular automata multiplexer and RAM with physical proof along with power analysis10.1007/s11227-021-03913-2 ↗
28. Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover10.1109/tnano.2015.2409117 ↗
29. Design of MAC unit for digital filters in signal processing and communication10.1007/s10772-021-09824-0 ↗
30. Clustered routing method in the internet of things using a moth-flame optimization algorithm10.1002/dac.4964 ↗
31. Designing a 2-to-4 decoder on nanoscale based on quantum-dot cellular automata for energy dissipation improving10.1016/j.ijleo.2017.12.055 ↗
32. New modified-majority voter-based efficient QCA digital logic design10.1080/00207217.2018.1531315 ↗
33. Robust QCA full-adders using an efficient fault-tolerant five-input majority gate10.1002/cta.2634 ↗
34. A novel ultra-dense and low-power structure for fault-tolerant three-input majority gate in QCA technology10.1002/cpe.5548 ↗
35. QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata10.1109/tnano.2003.820815 ↗
36. Quantum-dot cellular automata based reversible low power parity generator and parity checker design for nanocommunication10.1631/fitee.1500079 ↗
37. Reversible logic-based image steganography using quantum dot cellular automata for secure nanocommunication10.1049/iet-cds.2015.0245 ↗
38. Design and analysis of area efficient QCA based reversible logic gates10.1016/j.micpro.2017.05.017 ↗
39. Design of testable reversible sequential circuits10.1109/tvlsi.2012.2209688 ↗
40. Nanocommunication network design using QCA reversible crossbar switch10.1016/j.nancom.2017.06.003 ↗
41. Reversible arithmetic logic gate (ALG) for quantum computation10.22266/ijies2013.9030.01 ↗
42. A novel reversible full adder circuit for nanotechnology based systems10.3923/jas.2007.3995.4000 ↗
43. Basic reversible logic gates and its QCA implementation
44. Efficient approaches for designing reversible binary coded decimal adders10.1016/j.mejo.2008.04.003 ↗
45. Design and analysis of efficient QCA reversible adders10.1007/s11227-018-2683-0 ↗
46. Optimization of the area efficiency and robustness of a QCA-based reversible full adder10.1007/s10825-019-01369-5 ↗
47. Implementation and simulation of arithmetic logic unit, shifter and multiplier in Quantum cellular automata technology
48. Design and implementation of 4-bit arithmetic logic unit using quantum dot cellular automata
49. A simple arithmetic logic unit (12 ALU) design using quantum dot cellular automata10.1166/asfo.2013.1053 ↗
50. Design and implementation of arithmetic logic unit (ALU) using modified novel bit adder in QCA
51. Quantum dot cellular automata based arithmetic and logical unit design
52. Design of 8 bit reconfigurable ALU using quantum dot cellular automata
53. Design and simulation of arithmetic logic unit using quantum dot cellular automata
54. QCA based multiplexing of 16 arithmetic and logical subsystems-a paradigm for nano computing
55. An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata10.1016/j.compeleceng.2020.106548 ↗
56. An energy-aware model for the logic synthesis of quantum-dot cellular automata10.1109/tcad.2018.2789782 ↗