Temperature‐Resilient Reconfigurable Physical Unclonable Function Driven by Pulse Modulation Using CMOS‐Integrated Spintronic Chips
Source abstract
Abstract
ABSTRACT Hardware‐based security primitives have become critical to enhancing information security in the Internet of Things (IoT) era. Physical unclonable functions (PUFs) utilize the inherent variations in the manufacturing process to generate cryptographic keys unique to a device. Reconfigurable PUFs can update cryptographic keys for enhanced security in dynamic operational scenarios involving huge amounts of data, which makes them suitable for implementation in CMOS‐integrated spin‐orbit torque magnetic random access memory (SOT‐MRAM) chips. However, a key challenge is achieving real‐time reconfiguration independent of the environmental conditions, particularly the operating temperature. We propose a dual‐pulse reconfiguration strategy for PUF design in CMOS‐integrated SOT‐MRAM chips that effectively widens the operating window and achieves resilience across a wide range of operating temperatures without the need for dynamic feedback that overly complicates circuit design. The proposed strategy lays a solid foundation for the next generation of hardware‐based security primitives to protect IoT architectures.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Physical Unclonable Functions (PUFs) and Hardware Security · Cryptographic Implementations and Security · Wireless Communication Security Techniques
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
School of Integrated Circuit Science and Engineering Beihang University Beijing China
Hangzhou International Innovation Institute Beihang University Hangzhou China
Beijing Microelectronics Technology Institute Beijing China
Truth Memory Corporation Beijing China
Funding
National Key Research and Development Program of China · National Natural Science Foundation of China
References (65)
Show source-provided references
1. 10.1109/MCAS.2021.309253210.1109/MCAS.2021.3092532 ↗
2. 10.1109/JPROC.2016.258341910.1109/JPROC.2016.2583419 ↗
3. 10.1109/TCAD.2020.304797610.1109/TCAD.2020.3047976 ↗
4. 10.1109/JPROC.2014.232051610.1109/JPROC.2014.2320516 ↗
5. 10.1145/359146410.1145/3591464 ↗
6. 10.1002/adma.20220536510.1002/adma.202205365 ↗
7. 10.1109/MCAS.2017.271330510.1109/MCAS.2017.2713305 ↗
8. 10.1109/JSSC.2018.288635010.1109/JSSC.2018.2886350 ↗
9. 10.1109/JSSC.2021.312525510.1109/JSSC.2021.3125255 ↗
10. 10.1109/TIFS.2021.306717310.1109/TIFS.2021.3067173 ↗
11. 10.1109/JSSC.2022.315781110.1109/JSSC.2022.3157811 ↗
12. Y.He D.Li Z.Yu andK.Yang “An Automatic Self‐Checking and Healing Physically Unclonable Function (PUF) with<3×10−8$< 3 \times 10-8$Bit Error Rate ” in2021 IEEE International Solid‐State Circuits Conference (ISSCC) vol.64(IEEE 2021) 506–508.10.1109/ISSCC42613.2021.9365741 ↗
13. 10.1109/TCAD.2015.242284410.1109/TCAD.2015.2422844 ↗
14. 10.1109/OJSSCS.2022.322700910.1109/OJSSCS.2022.3227009 ↗
15. 10.1038/s41467-021-24057-010.1038/s41467-021-24057-0 ↗
16. 10.1109/TED.2021.313836510.1109/TED.2021.3138365 ↗
17. 10.1007/s11432-021-3270-810.1007/s11432-021-3270-8 ↗
18. Q.Ding H.Jiang J.Li C.Liu J.Yu P.Chen Y.Zhao Y.Ding T.Gong J.Yang et al. “Unified 0.75 pJ/Bit TRNG and Attack‐Resilient 2F2${\rm F}^2$/Bit PUF for Robust Hardware Security Solutions with 4‐Layer Stacking 3DNbOx${\rm NbO}_x$Threshold Switching Array ” in2021 IEEE International Electron Devices Meeting (IEDM)(IEEE 2021) 39–2.10.1109/IEDM19574.2021.9720641 ↗
19. 10.1088/1361-6641/aa8f0710.1088/1361-6641/aa8f07 ↗
20. 10.1109/TED.2019.294895010.1109/TED.2019.2948950 ↗
21. 10.1016/j.sse.2016.07.00610.1016/j.sse.2016.07.006 ↗
22. 10.1109/JSSC.2023.326566710.1109/JSSC.2023.3265667 ↗
23. 10.1021/acsnano.4c1862110.1021/acsnano.4c18621 ↗
24. 10.1002/adma.20251775010.1002/adma.202517750 ↗
25. 10.1109/IEDM45741.2023.1041378710.1109/IEDM45741.2023.10413787 ↗
26. 10.1038/s41467-024-55380-x10.1038/s41467-024-55380-x ↗
27. X.Guo X.Ma F.Müller R.Olivo J.Wu K.Ni T.Kämpfe Y.Liu H.Yang andX.Li “Exploiting FeFET Switching Stochasticity for Low‐Power Reconfigurable Physical Unclonable Function ” inESSCIRC 2021: IEEE 47th European Solid‐State Circuits Conference(IEEE 2021) 119–122.10.1109/ESSCIRC53450.2021.9567880 ↗
28. H.Shao B.Fu J.Yang W.Luo C.Su Z.Fu K.Tang andR.Huang “IMCE: An In‐Memory Computing and Encrypting Hardware Architecture for Robust Edge Security ” in2024 Design Automation & Test in Europe Conference & Exhibition (DATE)(IEEE 2024) 1–6.10.23919/DATE58400.2024.10546703 ↗
29. 10.1109/TIFS.2014.231574310.1109/TIFS.2014.2315743 ↗
30. Y.Pang B.Gao D.Wu S.Yi Q.Liu W.‐H.Chen T.‐W.Chang W.‐E.Lin X.Sun S.Yu H.Qian M.‐F.Chang andH.Wu “A Reconfigurable RRAM Physically Unclonable Function Utilizing Post‐Process Randomness Source with<6×10−6$< 6 \times 10-6$Native Bit Error Rate ” in2019 IEEE International Solid‐State Circuits Conference (ISSCC)(IEEE 2019) 402–404.10.1109/ISSCC.2019.8662307 ↗
31. 10.1109/TCSI.2020.300840710.1109/TCSI.2020.3008407 ↗
32. Cao Y. · 2024 · 1
33. Wang D. · 2017 · 1
34. 10.1109/TED.2017.275586710.1109/TED.2017.2755867 ↗
35. Intrinsic MRAM Properties Enable Security Circuits
36. 10.1109/TR.2025.362718410.1109/TR.2025.3627184 ↗
37. H.Meng Y.Wu S.Zhou T.Zou T.Min S.Wang andY.Xie “A Highly Reliable and Anti‐Cloning STT‐MRAM Reconfigurable Physical Unclonable Function ” in2025 IEEE European Solid‐State Electronics Research Conference (ESSERC)(IEEE 2025) 289–292.10.1109/ESSERC66193.2025.11214072 ↗
38. 10.1109/LED.2021.305763810.1109/LED.2021.3057638 ↗
39. 10.1002/adma.20220355810.1002/adma.202203558 ↗
40. 10.1002/aelm.20220126810.1002/aelm.202201268 ↗
41. 10.1063/5.001340810.1063/5.0013408 ↗
42. 10.1109/TCSI.2022.316813310.1109/TCSI.2022.3168133 ↗
43. 10.1038/s41928-020-0461-510.1038/s41928-020-0461-5 ↗
44. 10.1109/JPROC.2021.308499710.1109/JPROC.2021.3084997 ↗
45. J.Yin Y.Liu B.Zhang A.Du T.Gao X.Ma Y.Dong Y.Bai S.Lu Y.Zhuo et al. “Scalable Ising Computer Based on Ultra‐Fast Field‐Free Spin‐Orbit Torque Stochastic Device with Extreme 1‐Bit Quantization ” in2022 International Electron Devices Meeting (IEDM)(IEEE 2022) 36–1.10.1109/IEDM45625.2022.10019520 ↗
46. 10.1002/aelm.20190019810.1002/aelm.201900198 ↗
47. 10.1109/IRPS48203.2023.1011764310.1109/IRPS48203.2023.10117643 ↗
48. 10.1063/5.000408910.1063/5.0004089 ↗
49. 10.1002/aelm.20220107310.1002/aelm.202201073 ↗
50. 10.1126/sciadv.abn775310.1126/sciadv.abn7753 ↗
51. 10.1109/TVLSI.2020.298030610.1109/TVLSI.2020.2980306 ↗
52. 10.1109/JSSC.2018.286558410.1109/JSSC.2018.2865584 ↗
53. G.BrussenskiyandJ.Yuan “Robust PUF Circuit Design Against Temperature Variations and Aging Effect ” inProceedings of the International Conference on Security and Management (SAM)(2015) 211 http://worldcomp-proceedings.com/proc/p2015/SAM9754.pdf.
54. Jiang C. · 2024 · 1
55. 10.1109/IEDM50854.2024.1087346510.1109/IEDM50854.2024.10873465 ↗
56. 10.26599/NR.2026.9490844710.26599/NR.2026.94908447 ↗
57. 10.1109/HOST45689.2020.930027010.1109/HOST45689.2020.9300270 ↗
58. 10.1109/TCAD.2020.303680710.1109/TCAD.2020.3036807 ↗
59. 10.3390/s1802032210.3390/s18020322 ↗
60. 10.1109/JIOT.2021.309849610.1109/JIOT.2021.3098496 ↗
61. A.Ashtari A.Shabani andB.Alizadeh “A New RF‐PUF‐Based Authentication of Internet of Things Using Random Forest Classification ” in2019 16th International ISC (Iranian Society of Cryptology) Conference on Information Security and Cryptology (ISCISC)(IEEE 2019) 21–26.10.1109/ISCISC48546.2019.8985161 ↗
62. P.Li Z.Hou H.Gao B.Wang andZ.Wang “A Reconfigurable and Machine Learning Attack‐Resistant Strong PUF Based on Arbiter Mechanism and SOT‐MRAM ” inProceedings of the 18th ACM International Symposium on Nanoscale Architectures(2023) 1–4.10.1145/3611315.3633260 ↗
63. 10.1109/TCAD.2022.320766210.1109/TCAD.2022.3207662 ↗
64. 10.1063/1.491986710.1063/1.4919867 ↗
65. 10.1109/JSSC.2023.332609410.1109/JSSC.2023.3326094 ↗