journal article·2026-04Open access

Engineered Strain in 2D Materials by Direct Growth on Deterministically Patterned Grayscale Topographies

Berke Erbas, Arindam Bala, Hernan Furci, Anushree Dutta, Naresh Kumar, Renato Zenobi, Giovanni Boero, Andras Kis, Juergen Brugger

Advanced Science· Volume 13· Issue 20

Abstract

ABSTRACT Strain is a proven technique for modifying the bandgap and enhancing carrier mobility in 2D materials. Most current strain engineering techniques rely on the post‐growth transfer of these atomically thin materials from growth substrates to target surfaces, limiting their integration into nanoelectronics. Here, we present a new approach where strain in 2D materials is already introduced directly during their growth on grayscale‐patterned topographies instead of flat surfaces. Both strain levels and orientations are deterministically engineered by controlling grayscale surface contour lengths through thermal expansion mismatches in nanostructured stacks, where the conformally grown and firmly attached 2D material is forced to match the underlying morphology change during cooling. With this method, we experimentally demonstrate precise control of localized tensile strain from 0 to 0.5% in grown MoS 2 monolayer along both uni‐ and multiaxial directions, while higher strain levels are shown to be theoretically possible. This strain‐engineered growth of 2D material films directly on the target substrates is a generic and adaptable approach to various combinations of grayscale‐thin‐film/substrates and eliminates all the transfer‐related limitations of previous approaches, thus paving the way for integrating strained 2D materials into next‐generation nanoelectronics.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: 2D Materials and Applications · Electronic and Structural Properties of Oxides · Graphene research and applications

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Microsystems Laboratory École Polytechnique Fédérale de Lausanne (EPFL) Lausanne 1015 Switzerland

Laboratory of Nanoscale Electronics and Structures École Polytechnique Fédérale de Lausanne (EPFL) Lausanne 1015 Switzerland

Department of Chemistry and Applied Biosciences ETH Zurich Zurich 8093 Switzerland

Funding

Horizon 2020 Framework Programme · Schweizerischer Nationalfonds zur Förderung der Wissenschaftlichen Forschung · European Research Council

References (61)

Show source-provided references
1. Cramming More Components Onto Integrated Circuits
2. 10.1038/s41928-017-0005-910.1038/s41928-017-0005-9 ↗
3. C.Dorow A.Penumatcha A.Kitamura et al. “Gate Length Scaling Beyond Si: Mono‐Layer 2D Channel FETs Robust to Short Channel Effects ” in2022 International Electron Devices Meeting (IEDM)(IEEE 2022) 7–5.10.1109/IEDM45625.2022.10019524 ↗
4. International Roadmap for Devices and Systems (IRDS) More Moore(IEEE 2023) Available Online:https://irds.ieee.org/editions/2023.
5. International Roadmap for Devices and Systems (IRDS) Beyond CMOS and Emerging Materials Integration(IEEE 2023) Available Online:https://irds.ieee.org/editions/2023.
6. 10.1109/TED.2012.219312910.1109/TED.2012.2193129 ↗
7. N.Loubet T.Hook P.Montanini et al. “Stacked Nanosheet Gate‐All‐Around Transistor to Enable Scaling Beyond FinFET ” in2017 Symposium on VLSI Technology(IEEE 2017) T230–T231.10.23919/VLSIT.2017.7998183 ↗
8. 10.1038/s41467-023-41779-510.1038/s41467-023-41779-5 ↗
9. 10.1038/nnano.2010.27910.1038/nnano.2010.279 ↗
10. 10.1038/s41563-023-01715-w10.1038/s41563-023-01715-w ↗
11. 10.1038/s43586-025-00429-410.1038/s43586-025-00429-4 ↗
12. 10.1038/s41565-023-01375-610.1038/s41565-023-01375-6 ↗
13. 10.1038/s41586-022-05524-010.1038/s41586-022-05524-0 ↗
14. 10.1007/s12274-019-2502-910.1007/s12274-019-2502-9 ↗
15. 10.1038/s41467-020-20732-w10.1038/s41467-020-20732-w ↗
16. 10.1002/smll.20210094010.1002/smll.202100940 ↗
17. 10.1038/s41467-024-51165-410.1038/s41467-024-51165-4 ↗
18. 10.1103/PhysRevB.90.03541410.1103/PhysRevB.90.035414 ↗
19. T.Ghani M.Armstrong C.Auth et al. “A 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45 nm Gate Length Strained Silicon CMOS Transistors ” inIEEE International Electron Devices Meeting 2003(IEEE 2003): 11–6.10.1109/IEDM.2003.1269442 ↗
20. 10.1109/TED.2004.83664810.1109/TED.2004.836648 ↗
21. 10.1021/nl501684810.1021/nl5016848 ↗
22. 10.1021/nl401474810.1021/nl4014748 ↗
23. 10.1038/s41928-024-01244-710.1038/s41928-024-01244-7 ↗
24. 10.1038/s41467-017-00516-510.1038/s41467-017-00516-5 ↗
25. 10.1021/acs.nanolett.5b0168910.1021/acs.nanolett.5b01689 ↗
26. 10.1021/acs.nanolett.0c0335810.1021/acs.nanolett.0c03358 ↗
27. 10.1088/2053-1583/2/1/01500610.1088/2053-1583/2/1/015006 ↗
28. 10.1103/PhysRevB.79.20543310.1103/PhysRevB.79.205433 ↗
29. 10.1038/s41467-020-15023-310.1038/s41467-020-15023-3 ↗
30. 10.1021/nl504276u10.1021/nl504276u ↗
31. 10.1021/acs.nanolett.2c0170710.1021/acs.nanolett.2c01707 ↗
32. 10.1021/acs.nanolett.6b0261510.1021/acs.nanolett.6b02615 ↗
33. 10.1088/2053-1583/ac08f210.1088/2053-1583/ac08f2 ↗
34. 10.1021/acsnano.3c0935410.1021/acsnano.3c09354 ↗
35. K.Neilson M.Jaikissoon D.Zakhidov et al. “Direct X‐Ray Measurements of Strain in Monolayer MoS2from Capping Layers and Geometrical Features ”arXiv preprint arXiv:2411.13658 2024.
36. 10.1038/ncomms838110.1038/ncomms8381 ↗
37. 10.1021/acsnano.9b0323910.1021/acsnano.9b03239 ↗
38. 10.1021/acsnano.7b0768910.1021/acsnano.7b07689 ↗
39. 10.1021/nl501655210.1021/nl5016552 ↗
40. 10.1021/acsnano.3c0362610.1021/acsnano.3c03626 ↗
41. 10.1038/s41565-019-0361-x10.1038/s41565-019-0361-x ↗
42. 10.1063/1.502757710.1063/1.5027577 ↗
43. 10.1038/s41928-022-00777-z10.1038/s41928-022-00777-z ↗
44. 10.1021/acs.nanolett.9b0182910.1021/acs.nanolett.9b01829 ↗
45. Lattice Parameters and Thermal Expansion of Important Semiconductors and Their Substrates
46. 10.1515/aot-2019-001610.1515/aot-2019-0016 ↗
47. 10.1016/j.mee.2017.01.00710.1016/j.mee.2017.01.007 ↗
48. 10.1038/s41378-024-00655-y10.1038/s41378-024-00655-y ↗
49. 10.1039/C3NR05696A10.1039/C3NR05696A ↗
50. 10.1038/s41598-017-16496-x10.1038/s41598-017-16496-x ↗
51. 10.1063/1.11485110.1063/1.114851 ↗
52. 10.1007/s00339-015-9106-310.1007/s00339-015-9106-3 ↗
53. 10.1186/s40580-016-0081-y10.1186/s40580-016-0081-y ↗
54. 10.1039/D3NR03907B10.1039/D3NR03907B ↗
55. 10.1038/s41699-020-00171-310.1038/s41699-020-00171-3 ↗
56. 10.1016/j.nanoms.2021.03.00110.1016/j.nanoms.2021.03.001 ↗
57. 10.1021/acs.jpclett.2c0081510.1021/acs.jpclett.2c00815 ↗
58. 10.1021/acs.jpcc.4c0429310.1021/acs.jpcc.4c04293 ↗
59. C. J.McClellan C. Y.Andrew C. H.Wang H. S. P.Wong andE.Pop “Vertical Sidewall MoS2Growth and Transistors ” in2019 Device Research Conference (DRC)(IEEE 2019):65–66.10.1109/DRC46940.2019.9046476 ↗
60. 10.1021/acsnano.3c1049510.1021/acsnano.3c10495 ↗
61. 10.1021/acsami.1c0681210.1021/acsami.1c06812 ↗