journal article·2025-08Open access

MoS 2 Channel‐Enhanced High‐Density Charge Trap Flash Memory and Machine Learning‐Assisted Sensing Methodologies for Memory‐Centric Computing Systems

Ki Han Kim, Ju Han Park, Khang June Lee, Ji‐Won Seo, Yeong Kwon Kim, Junhwan Choi, Min‐Jae Seo, Byung Chul Jang

Advanced Science· Volume 12· Issue 32

Abstract

Abstract Driven by the shift of artificial intelligence (AI) workloads to edge devices, there is a growing demand for nonvolatile memory solutions that offer high‐density, low‐power consumption, and reliability. However, well‐established 3D NAND Flash using polycrystalline Si (Poly‐Si) channel encounters bottlenecks in increasing bit density due to short‐channel effects and cell‐current limitations. This study investigates molybdenum disulfide (MoS 2 ) as an alternative channel material for 3D NAND Flash cells. MoS 2 ’s low bandgap facilitates hole‐injection‐based erase, achieving a broader memory window at moderate voltages. Furthermore, adopting a low‐ k (≈2.2) tunneling layer improves the gate‐coupling ratio, reducing program/erase voltages and enhancing reliability, with endurance up to 10 4 cycles and retention of 10 5 s. Comprehensive analyses, including thickness‐dependent MoS 2 electrical measurements, temperature‐dependent conduction studies, and Technology Computer‐Aided Design (TCAD) simulations, elucidate the relationship between channel thickness and reliability metrics such as endurance and retention. Furthermore, deep reinforcement learning–driven Berkeley Short‐channel IGFET Model (BSIM) parameter calibration enables seamless integration of the MoS 2 model with a fabricated page‐buffer chip, allowing circuit‐level verification of sensing margins. This methodology can be applicable to new channel materials for next‐generation memory devices. These results demonstrate that MoS 2 ‐based nonvolatile memory effectively meets high‐density, low‐power, and reliable storage needs, presenting a promising solution for AI‐centric edge computing.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: 2D Materials and Applications · Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

School of Electronic and Electrical Engineering Kyungpook National University 80 Daehakro, Bukgu Daegu 41566 Republic of Korea

School of Semiconductor Convergence Engineering Kyungpook National University 80 Daehakro, Bukgu Daegu 41566 Republic of Korea

Department of Electronic Materials Engineering The University of Suwon Hwaseong Gyeonggi‐do 18323 Republic of Korea

School of Advanced Fusion Studies University of Seoul Seoulsiripdae‐ro 163, Dongdaemun‐gu Seoul 02504 Republic of Korea

Department of Chemical Engineering Dankook University 152 Jukjeon‐ro, Suji‐gu Yongin Gyeonggi‐do 16890 Republic of Korea

References (56)

Show source-provided references
1. 10.1038/s41467-025-56412-w10.1038/s41467-025-56412-w ↗
2. 10.1002/aisy.20220017710.1002/aisy.202200177 ↗
3. 10.1038/s41928-024-01312-y10.1038/s41928-024-01312-y ↗
4. Dhar S. · ACM Trans. Internet Technol. · 2021 · 2
5. 10.1038/s41928-020-00505-510.1038/s41928-020-00505-5 ↗
6. B.Kim S.Lee B.Hah K.Park Y.Park K.Jo Y.Noh H.Seol H.Lee J.Shin S.Choi Y.Jung S.Ahn Y.Park S.Oh M.Kim S.Kim H.Park T.Lee H.Won M.Kim C.Koo Y.Choi S.Choi S.Park D.Youn J.Lim W.Park H.Hur K.Kwean et al. inIEEE International Solid‐ State Circuits Conference (ISSCC) IEEE Piscataway NJ2023.
7. J.Han S.Kang K.Kim J.Jang J.Song inInternational Electron Devices Meeting (IEDM) IEEE Piscataway NJ2023.
8. a)J.‐k.Kang J.Lee Y.Yim S.Park H. S.Kim E. S.Cho T.Kim J. H.Lee J.Kim R.Lee J.Lim S.Hur S. J.Ahn J.Song presented at2021 IEEE Int. Electron Devices Meeting (IEDM) Technical Digest San Francisco December2021;
9. b)J. H.Kim Y.Yim J.Lim H. S.Kim E. S.Cho C.Yeo W.Lee B.You B.Lee M.Kang W.Jang Y.Kwon K.Lee J.Lee M.‐C.Kim J.‐Y.Lee S.Hur S. J.Ahn H.Hong Y. G.Shin H.‐S.Kim J.Song presented atSymp. on VLSI Technology and Circuits¸Kyoto JapanJune2021;
10. c)C.Lee M.‐T.Yu S.Park H.Lee B.Kim S.Lim J.Lee S.‐H.Lee M.Park S. J.Ahn S.Hur presented at2023 Symp. on VLSI Technology and Circuits Japan June2023.
11. K.Kim Y.Seo S.Park W.Jang D.Yoo J.Lim I.‐H.Park J.Lee K.Noh S.Ahn S.Hur presented at2023 Symp. on VLSI Technology and Circuits Japan June2023.
12. a)W.‐C.Chen H.‐T.Lue K.‐P.Chang Y.‐H.Hsiao C.‐C.Hsieh Y.‐H.Shih C.‐Y.Lu inPro. of Technical Program –2014 Int. Symp. on VLSI Technology Systems and Application (VLSI‐TSA) IEEE Piscataway NJ Hsinchu Taiwan2014;
13. b)M. L. M.Kim L.Everson G.Park Y.Jeon S.Kim S.Lee S.Song C. H.Kim inInternational Electron Devices Meeting(IEDM) IEEE Piscataway NJ USA.2019.
14. a)M.Toledano‐Luque R.Degraeve B.Kaczer B.Tang P. J.Roussel P.Weckx J.Franco A.Arreghini A.Suhane G. S.Kar G. V. d.bosch G.Groeseneken J. V.Houdt inInternational Electron Devices Meeting(IEDM) IEEE 10–13 Dec.2012;
15. b)S.Lee J. y.Lee I. h.Park J.Park S. w.Yun M. s.Kim J. h.Lee M.Kim K.Lee T.Kim B.Cho D.Cho S.Yun J. n.Im H.Yim K. h.Kang S.Jeon S.Jo Y. l.Ahn S. M.Joe S.Kim D. k.Woo J.Park H. w.Park Y.Kim J.Park Y.Choi M.Hirano J. D.Ihm B.Jeong et al inInternational Solid‐ State Circuits Conference (ISSCC) IEEE 31 Jan.‐4 Feb.2016;
16. c)C.Wei‐Chen H. T.Lue C.Kuo‐Pin H.Yi‐Hsuan C. C.Hsieh S.Yen‐Hao L.Chih‐Yuan presented atPro. of Technical Program ‐ 2014 Int. Symp. on VLSI Technology Systems and Application (VLSI‐TSA) Hsinchu Taiwan April2014;
17. 10.1109/JSSC.2015.241384110.1109/JSSC.2015.2413841 ↗
18. 10.1016/j.mee.2018.02.00910.1016/j.mee.2018.02.009 ↗
19. 10.1038/natrevmats.2017.3310.1038/natrevmats.2017.33 ↗
20. 10.1038/s41928-021-00670-110.1038/s41928-021-00670-1 ↗
21. 10.1002/adfm.20240567010.1002/adfm.202405670 ↗
22. 10.1021/acsnano.2c1153810.1021/acsnano.2c11538 ↗
23. 10.1038/s41586-020-2861-010.1038/s41586-020-2861-0 ↗
24. 10.1002/adfm.20200250610.1002/adfm.202002506 ↗
25. 10.1038/s41565-021-00921-410.1038/s41565-021-00921-4 ↗
26. 10.35848/1347-4065/ada16210.35848/1347-4065/ada162 ↗
27. 10.1038/nmat423710.1038/nmat4237 ↗
28. 10.1038/s41699-020-0140-410.1038/s41699-020-0140-4 ↗
29. 10.1021/nn100393710.1021/nn1003937 ↗
30. 10.1038/s41467-022-29756-w10.1038/s41467-022-29756-w ↗
31. 10.1038/nmat408010.1038/nmat4080 ↗
32. 10.1021/acs.nanolett.5b0115910.1021/acs.nanolett.5b01159 ↗
33. 10.1038/s41928-020-00529-x10.1038/s41928-020-00529-x ↗
34. 10.1109/4.47570110.1109/4.475701 ↗
35. H.‐T.Lue C. C.Hsieh T. H.Hsu W. C.Chen C. P.Chen C. J.Chiu K.‐C.Wang C.‐Y.Lu inIEEE Symp. on VLSI Technology IEEE Piscataway NJ 2019.
36. 10.1587/elex.19.2022046510.1587/elex.19.20220465 ↗
37. b)H.Park G.Bersuker M.Jo D.Veksler K. Y.Lim D.Gilmer N.Goel C. Y.Kang C.Young M.Chang H.Hwang H.‐H.Tseng P. D.Kirsch R.Jammy presented atPro. of Int. Symp. on VLSI Technology System and Application Honolulu Hawaii June2010 50;10.1109/VTSA.2010.5488954 ↗
38. 10.1016/j.mee.2005.04.08610.1016/j.mee.2005.04.086 ↗
39. 10.1109/16.67857910.1109/16.678579 ↗
40. 10.1063/1.36282110.1063/1.362821 ↗
41. 10.1109/JSSC.2019.294175810.1109/JSSC.2019.2941758 ↗
42. 10.1109/LED.2008.200317910.1109/LED.2008.2003179 ↗
43. 10.1109/16.98122110.1109/16.981221 ↗
44. 10.1109/LED.2012.220144210.1109/LED.2012.2201442 ↗
45. d)N.Choi J.Kim presented atProc. of the 39th Int. Conf. on Computer‐Aided Design NY USA November2020.
46. 10.1038/nnano.2014.20710.1038/nnano.2014.207 ↗
47. 10.1002/adma.20160423010.1002/adma.201604230 ↗
48. 10.1038/ncomms201810.1038/ncomms2018 ↗
49. 10.1021/acsnano.2c1153810.1021/acsnano.2c11538 ↗
50. 10.1002/adfm.20200250610.1002/adfm.202002506 ↗
51. 10.1021/nn305913610.1021/nn3059136 ↗
52. 10.1021/nn505941910.1021/nn5059419 ↗
53. 10.1002/smll.20140187210.1002/smll.201401872 ↗
54. 10.1038/s41565-021-00921-410.1038/s41565-021-00921-4 ↗
55. 10.1038/ncomms265210.1038/ncomms2652 ↗
56. 10.1021/acs.nanolett.4c0382810.1021/acs.nanolett.4c03828 ↗