journal article·2022-03-01

Quality of Signal Improvement in Prominent CNTFET Based Ternary Logic System for Futuristic Dielectric Inserted MLGNRs for Integrated Circuit Designs

Gurijala Deepthi, Madhavi Tatineni

Publisher page

Abstract

Booming VLSI technology has graciously facilitated down-scaling dimensions of on-chip devices and interconnects in integrated circuits (ICs) to nano-miniaturized scale. However, at nano-dimensions where added benefits of scaling are constrained by associated highly-dense on-chip nano-interconnect structures, their electro-migration effects and several limiting signal-integrity issues. These cumulatively affect the quality of signal (QoS) at output. Improving output QoS is essential for attaining faithful system performance. The present paper judiciously attempts to address as well as limit this graving issue and is successfully proven by obtained results. Firstly, different structures and their performance of futuristic graphene based multi-layer graphene nano ribbon (MLGNR) interconnect is investigated. These include basic MLGNR and dielectric inserted side contact MLGNR (DS-MLGNR). Secondly, to improve data rates and performance, efficient and novel carbon nanotube field effect transistors (CNTFETs) based ternary logic system is incorporated for the prominent nano-MLGNR interconnects. Thirdly, QoS enhancement of highly potential DS-MLGNR interconnect is proposed using active shielding technique. Finally, is chase to further enrich QoS, adaptive least mean square (LMS) equalization technique is used at the receiver. The proposed work comprising of futuristic novel graphene interconnects with efficient ternary logic system together with adaption of several QoS improvement techniques are magnificent and panacea solution to limiting nano-interconnects in advanced ICs. Several interesting and seminal analyses such as delay, power, power-delay product, crosstalk, eye-diagram are performed that supports the novelty and effectiveness of the proposed work. The vivid performance analyses have been implemented at nano-size 10 nm technology node.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Graphene research and applications · Low-power high-performance VLSI design · Carbon Nanotubes in Composites

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (36)

Show source-provided references
1. A global interconnect optimization scheme for nanometer scale VLSI with implications for latency, bandwidth, and power dissipation10.1109/TED.2003.820651 ↗
2. Interconnect lifetime prediction for reliability-aware systems10.1109/TVLSI.2007.893578 ↗
3. Alteration of Cu conductivity in the size effect regime10.1116/1.1642639 ↗
4. Influence of surface and grain-boundary scattering on the resistivity of copper in reduced dimensions10.1063/1.1703844 ↗
5. Performance comparison between carbon nanotubeand copper interconnects for gigascale integration(GSI)10.1109/LED.2004.841440 ↗
6. Modeling of metallic carbon-Nanotube interconnects for circuit simulations and a comparison with Cu interconnectsfor scaled technologies10.1109/TCAD.2005.853702 ↗
7. Performance comparisons between carbon nanotubes, optical, and Cu for future high-performance on-chip interconnect applications10.1109/TED.2007.909045 ↗
8. Compact physical models for multiwall carbon-nanotube interconnects10.1109/LED.2006.873765 ↗
9. Carbon nanomaterials for next-generation interconnects and passives: physics, status, and prospects10.1109/TED.2009.2026524 ↗
10. Modeling, analysis, and designing graphene nano-ribbon interconnects10.1109/TED.2009.2024254 ↗
11. Comparative study on multilayer graphene nanoribbon (MLGNR) interconnects10.1109/TEMC.2014.2301196 ↗
12. Stability analysis in top-contact and side-contact graphene nanoribbon interconnects10.1080/03772063.2017.1292155 ↗
13. The electronic properties of graphene10.1103/RevModPhys.81.109 ↗
14. Performance improvement in SC-MLGNRs interconnects using interlayer dielectric insertion’10.1109/TETC.2015.2486748 ↗
15. Modelling and performance analysis of dielectric inserted side contact multilayer graphene nanoribbon interconnects10.1049/iet-cds.2016.0376 ↗
16. Low power dissipation MOS ternary logic family10.1109/JSSC.1984.1052216 ↗
17. Carbon-nanotube-based voltage-mode multiple-valued logic design10.1109/TNANO.2004.842068 ↗
18. CNTFET-based design of ternary logic gates and arithmetic circuits10.1109/TNANO.2009.2036845 ↗
19. A new method on designing and simulating CNTFET based ternary gates and arithmetic circuits10.1016/j.mejo.2017.02.018 ↗
20. Novel CNFET ternary circuit techniques for high-performance and energy efficient design10.1049/iet-cds.2018.5036 ↗
21. High-performance and energy-efficient NFET-based designs for ternary logic circuits10.1109/ACCESS.2019.2928251 ↗
22. Analysis of crosstalk effects for multiwalled carbon nanotube bundle interconnects in ternary logic and comparison with Cu interconnects10.1109/TNANO.2016.2633460 ↗
23. On the impacts of process and temperature variations on the crosstalk effects in MWCNT bundle nano interconnects in ternary logic10.1109/TNANO.2018.2789999 ↗
24. Comparative analysis of simultaneous switching noise effects in MWCNT bundle and Cu power interconnects in CNTFET-based ternary circuits10.1109/TVLSI.2018.2869761 ↗
25. A thorough investigation into active and passive shielding methods for nano-VLSI interconnects against EMI and crosstalk10.1016/j.aeue.2015.04.018 ↗
26. Formal derivation of optimal active shielding for low-power on-chip buses10.1109/TCAD.2005.855974 ↗
27. Efficient passive shielding of MWCNT interconnects to reduce crosstalk effects in multiple-valued logic circuits10.1109/TEMC.2018.2863378 ↗
28. Comparative analysis of the crosstalk effects in multilayer graphene nanoribbon and MWCNT interconnects in sub-10 nm technologies10.1109/TEMC.2019.2903567 ↗
29. Signal integrity design for high-speed digital circuits: progress and directions10.1109/TEMC.2010.2045381 ↗
30. Li · 2008
31. Transmitter equalization for 4-Gbps signaling10.1109/40.566199 ↗
32. Equalization in high-speed communication systems10.1109/MCAS.2004.1330746 ↗
33. 2008
34. Synopsys for HSPICE tools · 2008
35. International Technology Roadmap for Semiconductors · 2013
36. Evaluation and reduction of signal integrity issues in mutliwalled carbon nanotube on-chip VLSI interconnects10.1149/2162-8777/ac1c5b ↗