Plasma Knowledge-Based Polymorphic Engineering for Two-Dimensional Semiconductor Contacts
Source abstract
Abstract
Two-dimensional (2D) transition metal dichalcogenides (TMDs) are widely regarded as front-runner channel materials for extending CMOS technology, yet their progress toward practical adoption has been fundamentally constrained by the absence of a scalable, foundry-compatible route to ultralow-resistance Ohmic contacts. Here, we demonstrate a CMOS-compatible plasma-ion-irradiation-driven phase transition that creates a polymorphic structure by spatially selective induction of the metallic 1T′ phase within the semiconducting 2H phase in MoTe 2 and WS 2 . By employing quantitative plasma-parameter metrology, we identify three ion-solid interaction regimes and determine the threshold ion-energy flux required to induce phase transition while avoiding etching or lattice degradation. Polymorphic edge contacts formed in this regime yield markedly reduced contact resistances down to 122 Ω·μm under the on-state gate bias. Precisely regulating the plasma kinetic energy flux allows modulation of the phase-transition depth, facilitating the fabrication of edge-contacted MoTe 2 devices with enhanced on-current up to 68.15 μA/μm, on/off ratios exceeding 10 7, a record-high mobility of 1.61 × 10 4 cm 2 /V·s, and excellent current saturation and stability. This work establishes a generalizable framework for plasma-enabled phase engineering in 2D materials and offers a realistic, manufacturable pathway toward integrating polymorphic TMD contacts into next-generation intelligent CMOS.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: 2D Materials and Applications · Advanced Memory and Neural Computing · Graphene research and applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Intelligent Semiconductor Engineering
University of Seoul
School of Electronics and Computer Engineering
Korea Aerospace University
Department of Electronic Engineering
Jeonbuk National University
School of Chemical Engineering
Sungkyunkwan University (SKKU)
School of Advanced Fusion Studies
Funding
Korea Semiconductor Research Consortium · National Research Council of Science and Technology · Ministry of Science and ICT, South Korea · National Research Foundation of Korea · Ministry of Trade, Industry and Energy · BK21 program
References (28)
Show source-provided references
1. 10.1109/16.88701410.1109/16.887014 ↗
2. 10.1109/LED.2006.87338110.1109/LED.2006.873381 ↗
3. Ryckaert, J.; Baert, R.; Verkest, D.; Na, M.; Weckx, P.; Jang, D.; Schuddinck, P.; Chehab, B.; Patli, S.; Sarkar, S.; Zografos, O. In Enabling Sub-5 nm CMOS Technology Scaling Thinner and Taller ; IEEE International Electron Devices Meeting (IEDM), IEEE, 2019; pp 29.4.1–29.4.4.10.1109/IEDM19573.2019.8993631 ↗
4. Xi, F.; Sharma, H.; Wu, X.; Verreck, D.; Cott, D.; Grubbs, R. K.; Ngo, D. T.; Kumar, P.; Morin, P.; Groven, B. L. D.; de Marneffe, J.F.; Van Dorp, D. H.; Ghosh, S.; Lin, Z.; Mehta, A. N.; Chen, Z.; Sutar, S.; Schram, T.; Smets, Q.; Lin, H. C. In High-performance Monolayer-2D Stacked Nanosheet FETs with High ION ∼ 451 μA/μm and ION/IOFF > 109 ; IEEE International Electron Devices Meeting (IEDM), IEEE, 2024; pp 1–4.10.1109/IEDM50854.2024.10873412 ↗
5. Chung, Y. Y.; Chou, B. J.; Yun, W. S.; Hsu, C. F.; Yu, S. M.; Chang, Y. I.; Lee, C. Y.; Chou, S. A.; Ho, P. H.; Wei, A.; Sathaiya, D. M.; Liu, B. H.; Chen, C. W.; Su, C. Y.; Kei, C. C.; Hsueh, F. K.; Hou, T. H.; Chang, W. H.; Cai, J.; Wu, C. C. In Stacked Channel Transistors with 2D Materials: An Integration Perspective ; IEEE International Electron Devices Meeting (IEDM), IEEE, 2024; pp 1–4.10.1109/IEDM50854.2024.10873421 ↗
6. Mortelmans, W.; Buragohain, P.; Kitamura, A.; Dorow, C. J.; Rogan, C.; Siddiqui, L.; Ramamurthy, R.; Lux, J.; Zhong, T.; Harlson, S.; Gillispie, E.; Wilson, T.; Toku, R.; Oni, A.; Penumatcha, A.; Kavrik, M.; Jaikissoon, M.; Maxey, K.; Kozhakhmetov, A.; Cheng, C.Y. In Gate Oxide Module Development for Scaled GAA 2D FETs Enabling SS 900 μA/μm at Lg < 50 nm ; IEEE International Electron Devices Meeting (IEDM) IEEE, 2024; pp 1–4.10.1109/IEDM50854.2024.10873417 ↗
7. Kim, C.; Kwon, J.; Yoo, M. S.; Lee, H. M.; Yang, E.; Lee, E.K.; Youn, H.; Park, B.; Ryu, H.; Ha, Y.; Kim, H.; Ko, W.; Kim, D.; Yun, D.j.; Park, J.; Seol, M.; Kim, J.; Byun, K.E. In Transfer-free 2D CMOS Multi-bridge Channel FET ; IEEE International Electron Devices Meeting (IEDM) IEEE, 2024; pp 1–4.10.1109/IEDM50854.2024.10873503 ↗
8. 10.1038/s41565-024-01695-110.1038/s41565-024-01695-1 ↗
9. 10.1021/nl304777e10.1021/nl304777e ↗
10. 10.1038/nmat445210.1038/nmat4452 ↗
11. 10.1038/s41928-018-0129-610.1038/s41928-018-0129-6 ↗
12. 10.1038/s41586-021-03472-910.1038/s41586-021-03472-9 ↗
13. 10.1038/s41586-022-05431-410.1038/s41586-022-05431-4 ↗
14. 10.1002/adma.20180442210.1002/adma.201804422 ↗
15. 10.1038/nmat408010.1038/nmat4080 ↗
16. 10.1126/science.aab317510.1126/science.aab3175 ↗
17. 10.1038/nnano.2014.6410.1038/nnano.2014.64 ↗
18. 10.1002/adma.20180823110.1002/adma.201808231 ↗
19. 10.1038/nnano.2017.16110.1038/nnano.2017.161 ↗
20. 10.1007/s12274-014-0532-x10.1007/s12274-014-0532-x ↗
21. 10.1021/acsnano.9b0278510.1021/acsnano.9b02785 ↗
22. 10.35848/1882-0786/abf0e110.35848/1882-0786/abf0e1 ↗
23. 10.1038/s41586-019-1052-310.1038/s41586-019-1052-3 ↗
24. 10.1103/PhysRevB.96.20542310.1103/PhysRevB.96.205423 ↗
25. 10.1021/acsnano.6b0287910.1021/acsnano.6b02879 ↗
26. 10.1021/acsnano.7b0410010.1021/acsnano.7b04100 ↗
27. Kumar, A.; Schauble, K.; Neilson, K. M.; Tang, A.; Ramesh, P.; Wong, H. S. P.; Pop, E.; Saraswat, K. C. In Sub-200 Ω·μm Alloyed Contacts to Synthetic Monolayer MoS2 ; IEEE International Electron Devices Meeting (IEDM) IEEE, 2021; pp 7.3.1–7.3.4.10.1109/IEDM19574.2021.9720609 ↗
28. 10.1109/LED.2020.304837110.1109/LED.2020.3048371 ↗