Attoampere Level Leakage Current in Chemical Vapor Deposition-Grown Monolayer MoS2 Dynamic Random-Access Memory in Trap-Assisted Tunneling Limit
Source abstract
Abstract
MoS 2, one of the most researched two-dimensional semiconductor materials, has great potential as the channel material in dynamic random-access memory (DRAM) due to the low leakage current inherited from the atomically thin thickness, high band gap, and heavy effective mass. In this work, we fabricate one-transistor-one-capacitor (1T1C) DRAM using chemical vapor deposition (CVD)-grown monolayer (ML) MoS 2 in large area and confirm the ultralow leakage current of approximately 10 –18 A/μm, significantly lower than the previous report (10 –15 A/μm) in two-transistor-zero-capacitor (2T0C) DRAM based on a few-layer MoS 2 flake. Through rigorous analysis of leakage current considering thermionic emission, tunneling at the source/drain, Shockley–Read–Hall recombination, and trap-assisted tunneling (TAT) current, the TAT current is identified as the primary source of leakage current. These findings highlight the potential of CVD-grown ML MoS 2 to extend the retention time in DRAM and provide a deep understanding of the leakage current sources in MoS 2 1T1C DRAM for further optimization to minimize the leakage current.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Advancements in Semiconductor Devices and Circuit Design · 2D Materials and Applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Center for Neuromorphic Engineering, Korea Institute of Science and Technology, Seoul 02792, Republic of Korea
Division of Electronic and Semiconductor Engineering, Ewha Womans University, Seoul 03760, Republic of Korea
BK21 Graduate Program in Intelligent Semiconductor Technology, Seoul 03722, Republic of Korea
Funding
National Research Foundation of Korea
References (45)
Show source-provided references
1. 10.1109/MM.2017.424134710.1109/MM.2017.4241347 ↗
2. 10.1038/s41586-023-06145-x10.1038/s41586-023-06145-x ↗
3. 10.1038/s41928-018-0117-x10.1038/s41928-018-0117-x ↗
4. Chan, T. Y.; Chen, J.; Ko, P. K.; Hu, C. In The Impact of Gate-Induced Drain Leakage Current on MOSFET Scaling, 1987 International Electron Devices Meeting, 06–09 December 1987; IEEE, 1987; pp 718–721.10.1109/IEDM.1987.191531 ↗
5. 10.1109/5.91537410.1109/5.915374 ↗
6. Ghani, T.; Armstrong, M.; Auth, C.; Bost, M.; Charvat, P.; Glass, G.; Hoffmann, T.; Johnson, K.; Kenyon, C.; Klaus, J. In A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors, International Electron Devices Meeting 2003, 8–10 December 2003; IEEE, 2003; pp 11.16.11–11.16.13.
7. Auth, C.; Allen, C.; Blattner, A.; Bergstrom, D.; Brazier, M.; Bost, M.; Buehler, M.; Chikarmane, V.; Ghani, T.; Glassman, T. In A 22nm High Performance and Low-Power CMOS Technology Featuring Fully-Depleted Tri-Gate Transistors, Self-Aligned Contacts and High Density MIM Capacitors, 2012 Symposium on VLSI Technology (VLSIT), 12–14 June 2012; 2012; pp 131–132.10.1109/VLSIT.2012.6242496 ↗
8. Bae, G.; Bae, D. I.; Kang, M.; Hwang, S. M.; Kim, S. S.; Seo, B.; Kwon, T. Y.; Lee, T. J.; Moon, C.; Choi, Y. M. In 3nm GAA Technology Featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications, 2018 IEEE International Electron Devices Meeting (IEDM), 1–5 December 2018; 2018; pp 28.27.21–28.27.24.10.1109/IEDM.2018.8614629 ↗
9. 10.1109/TNANO.2006.86995210.1109/TNANO.2006.869952 ↗
10. 10.1109/16.14123710.1109/16.141237 ↗
11. 10.1109/16.1994210.1109/16.19942 ↗
12. 10.1109/TED.2018.286744110.1109/TED.2018.2867441 ↗
13. 10.1038/s41586-021-03339-z10.1038/s41586-021-03339-z ↗
14. 10.1038/nnano.2010.27910.1038/nnano.2010.279 ↗
15. Kinam, K. In Technology for Sub-50nm DRAM and NAND Flash Manufacturing, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest, 5–5 December 2005, 2005; pp 323–326.10.1109/IEDM.2005.1609340 ↗
16. Kim, J. Y.; Lee, C. S.; Kim, S. E.; Chung, I. B.; Choi, Y. M.; Park, B. J.; Lee, J. W.; Kim, D. I.; Hwang, Y. S.; Hwang, D. S. In The Breakthrough in Data Retention Time of DRAM using Recess-Channel-Array Transistor(RCAT) for 88 nm Feature Size and Beyond, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Catal. No.03CH37407), 10–12 June 2003; IEEE, 2003; pp 11–12.10.1109/VLSIT.2003.1221061 ↗
17. Kim, J. V.; Oh, H. J.; Woo, D. S.; Lee, Y. S.; Kim, D. H.; Kim, S. E.; Ha, G. W.; Kim, H. J.; Kang, N. J.; Park, J. M. In S-RCAT (Sphere-Shaped-Recess-Channel-Array Transistor) Technology for 70nm DRAM Feature Size and Beyond, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 14–16 June 2005; 2005; pp 34–35.
18. Park, S. W.; Hong, S. J.; Kim, J. W.; Jeong, J. G.; Yoo, K. D.; Moon, S. C.; Sohn, H. C.; Kwak, N. J.; Cho, Y. S.; Baek, S. J. In Highly Scalable Saddle-Fin (S-Fin) Transistor for Sub-50nm DRAM Technology, In 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers, 13–15 June 2006; 2006; pp 32–33.10.1109/VLSIT.2006.1705202 ↗
19. 10.1557/jmr.2019.33510.1557/jmr.2019.335 ↗
20. 10.1109/LED.2017.275505010.1109/LED.2017.2755050 ↗
21. Belmonte, A.; Oh, H.; Rassoul, N.; Donadio, G. L.; Mitard, J.; Dekkers, H.; Delhougne, R.; Subhechha, S.; Chasin, A.; Setten, M. J. v. In Capacitor-less, Long-Retention (>400s) DRAM Cell Paving the Way towards Low-Power and High-Density Monolithic 3D DRAM, 2020 IEEE International Electron Devices Meeting (IEDM), 12–18 December 2020; 2020; pp 28.22.21–28.22.24.10.1109/IEDM13553.2020.9371900 ↗
22. 10.1109/TED.2022.315469310.1109/TED.2022.3154693 ↗
23. Lu, W.; Zhu, Z.; Chen, K.; Liu, M.; Kang, B. M.; Duan, X.; Niu, J.; Liao, F.; Dan, W.; Wu, X. S. In First Demonstration of Dual-Gate IGZO 2T0C DRAM with Novel Read Operation, One Bit Line in Single Cell, ION = 1500 μA/μm@VDS = 1V and Retention Time > 300s, 2022 International Electron Devices Meeting (IEDM) 2022, 3–7 December 2022; 2022; pp 26.24.21–26.24.24.10.1109/IEDM45625.2022.10019488 ↗
24. 10.1021/acsnano.6b0344010.1021/acsnano.6b03440 ↗
25. 10.1021/acsaelm.9b0062810.1021/acsaelm.9b00628 ↗
26. 10.1038/s41467-021-23719-310.1038/s41467-021-23719-3 ↗
27. 10.1109/LED.2017.272074810.1109/LED.2017.2720748 ↗
28. 10.1021/acsnano.0c0907810.1021/acsnano.0c09078 ↗
29. 10.1088/1361-6528/aac6b010.1088/1361-6528/aac6b0 ↗
30. 10.1088/2053-1583/aab67210.1088/2053-1583/aab672 ↗
31. 10.1002/aelm.20180041910.1002/aelm.201800419 ↗
32. 10.1021/nl303583v10.1021/nl303583v ↗
33. 10.1038/s41586-021-03472-910.1038/s41586-021-03472-9 ↗
34. Belmonte, A.; Oh, H.; Subhechha, S.; Rassoul, N.; Hody, H.; Dekkers, H.; Delhougne, R.; Ricotti, L.; Banerjee, K.; Chasin, A. In Tailoring IGZO-TFT Architecture for Capacitorless DRAM, Demonstrating > 103s retention, > 1011 Cycles Endurance and Lg Scalability Down to 14nm, 2021 IEEE International Electron Devices Meeting (IEDM), 11–16 December 2021; 2021; pp 10.16.11–10.16.14.10.1109/IEDM19574.2021.9720596 ↗
35. Belmonte, A.; Kundu, S.; Subhechha, S.; Chasin, A.; Rassoul, N.; Dekkers, H.; Puliyalil, H.; Seidel, F.; Carolan, P.; Delhougne, R. In Lowest IOFF < 3 × 10–21 A/μm in Capacitorless DRAM Achieved by Reactive Ion Etch of IGZO-TFT, 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 11–16 June 2023; 2023; pp 1–2.10.23919/VLSITechnologyandCir57934.2023.10185398 ↗
36. 10.1038/s41598-017-12816-310.1038/s41598-017-12816-3 ↗
37. 10.1039/C5NR04592D10.1039/C5NR04592D ↗
38. 10.1038/srep2961510.1038/srep29615 ↗
39. Neamen D. A. · 2011
40. 10.1109/16.12169010.1109/16.121690 ↗
41. 10.1109/TED.2016.260346810.1109/TED.2016.2603468 ↗
42. 10.1016/S0079-6727(01)00003-910.1016/S0079-6727(01)00003-9 ↗
43. 10.1063/1.363640210.1063/1.3636402 ↗
44. 10.1021/nl501728310.1021/nl5017283 ↗
45. 10.1063/1.479911010.1063/1.4799110 ↗