journal article·2024-08-27

Ternary Content-Addressable Memory Based on a Single Two-Dimensional Transistor for Memory-Augmented Learning

Jun Cai, Peng Wu, Rahul Tripathi, Jing Kong, Zhihong Chen, Joerg Appenzeller

ACS Nano· Volume 18· Issue 34
Publisher page

Abstract

Ternary content-addressable memory (TCAM) is promising for data-intensive artificial intelligence applications due to its large-scale parallel in-memory computing capabilities. However, it is still challenging to build a reliable TCAM cell from a single circuit component. Here, we demonstrate a single transistor TCAM based on a floating-gate two-dimensional (2D) ambipolar MoTe 2 field-effect transistor with graphene contacts. Our bottom graphene contacts scheme enables gate modulation of the contact Schottky barrier heights, facilitating carrier injection for both electrons and holes. The 2D nature of our channel and contact materials provides device scaling potentials beyond silicon. By integration with a floating-gate stack, a highly reliable nonvolatile memory is achieved. Our TCAM cell exhibits a resistance ratio larger than 1000 and symmetrical complementary states, allowing the implementation of large-scale TCAM arrays. Finally, we show through circuit simulations that in-memory Hamming distance computation is readily achievable based on our TCAM with array sizes up to 128 cells.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Covalent Organic Framework Applications

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907, United States

Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

Research Laboratory of Electronics, Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, United States

Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, United States

Funding

Intel Corporation · Semiconductor Research Corporation · Lincoln Laboratory, Massachusetts Institute of Technology

References (39)

Show source-provided references
1. 10.1038/nature1453910.1038/nature14539 ↗
2. 10.1109/JPROC.2017.276174010.1109/JPROC.2017.2761740 ↗
3. Jouppi, N. P.; Young, C.; Patil, N.; Patterson, D.; Agrawal, G.; Bajwa, R.; Bates, S.; Bhatia, S.; Boden, N.; Borchers, A.; In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th annual international symposium on computer architecture; ISCA, 2017, pp 1–12.10.1145/3140659.3080246.10.1145/3140659.3080246 ↗
4. 10.1109/MCAS.2021.309253310.1109/MCAS.2021.3092533 ↗
5. 10.1109/JSSC.2005.86412810.1109/JSSC.2005.864128 ↗
6. 10.1109/JPROC.2015.243488810.1109/JPROC.2015.2434888 ↗
7. Laguna, A. F.; Niemier, M.; Hu, X. S. Design of hardware-friendly memory enhanced neural networks. In Design, Automation & Test in Europe Conference & Exhibition (DATE); IEEE, 2019, pp 1583–1586.10.23919/DATE.2019.8715198 ↗
8. 10.1109/ted.2021.311046410.1109/ted.2021.3110464 ↗
9. 10.1038/s41928-019-0321-310.1038/s41928-019-0321-3 ↗
10. Matsunaga, S.; A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture. In Symposium on VLSI Circuits (VLSIC); IEEE, 2012, pp 44–45.10.1109/VLSIC.2012.6243781 ↗
11. 10.1109/JSSC.2013.229205510.1109/JSSC.2013.2292055 ↗
12. 10.1038/s41928-019-0220-710.1038/s41928-019-0220-7 ↗
13. Fedorov, V. V.; Abusultan, M.; Khatri, S. P. An area-efficient ternary cam design using floating gate transistors. In IEEE 32nd International Conference on Computer Design (ICCD); IEEE, 2014, pp 55–60.10.1109/ICCD.2014.6974662 ↗
14. 10.1109/led.2023.333384910.1109/led.2023.3333849 ↗
15. Luo, J.; Xu, W.; Fu, B.; Yu, Z.; Yang, M.; Li, Y.; Huang, Q.; Huang, R. A Novel Ambipolar Ferroelectric Tunnel FinFET based Content Addressable Memory with Ultra-low Hardware Cost and High Energy Efficiency for Machine Learning. In Symposium on VLSI Technology and Circuits; IEEE: Honolulu, HI, USA, 2022, pp 226–227.10.1109/VLSITechnologyandCir46769.2022.9830413 ↗
16. 10.1109/TED.2023.323933010.1109/TED.2023.3239330 ↗
17. 10.1038/s41565-024-01695-110.1038/s41565-024-01695-1 ↗
18. 10.1038/s41928-021-00670-110.1038/s41928-021-00670-1 ↗
19. 10.1038/s41928-021-00672-z10.1038/s41928-021-00672-z ↗
20. 10.1021/nl502557g10.1021/nl502557g ↗
21. 10.1021/nl504500710.1021/nl5045007 ↗
22. 10.1038/s41586-020-2861-010.1038/s41586-020-2861-0 ↗
23. 10.1021/acsnano.1c0706510.1021/acsnano.1c07065 ↗
24. 10.1038/s41928-022-00858-z10.1038/s41928-022-00858-z ↗
25. 10.1038/s41565-023-01339-w10.1038/s41565-023-01339-w ↗
26. Fei-Fei L. · IEEE Trans. Pattern Anal. Mach. Intell. · 2006 · 28 · 59410.1109/TPAMI.2006.79 ↗
27. 10.1038/nature2010110.1038/nature20101 ↗
28. Santoro A. · Proc. Mach. Learn. Res. · 2016 · 48 · 1842
29. Kaiser, L.; Nachum, O.; Roy, A.; Bengio, S. Learning to remember rare events. In Proceedings of International Conference on Learning Representations; ICLR, 2017.
30. 10.1021/acs.jpcc.8b1097110.1021/acs.jpcc.8b10971 ↗
31. 10.1021/nl303583v10.1021/nl303583v ↗
32. Zheng S. · ACS Nano · 2019 · 16 · 14942
33. 10.1063/1.482040810.1063/1.4820408 ↗
34. 10.1038/s41467-017-01012-610.1038/s41467-017-01012-6 ↗
35. 10.1021/acs.nanolett.9b0249710.1021/acs.nanolett.9b02497 ↗
36. 10.1021/acs.nanolett.3c0318410.1021/acs.nanolett.3c03184 ↗
37. 10.1002/adma.20170179810.1002/adma.201701798 ↗
38. 10.1021/acsnano.1c0716910.1021/acsnano.1c07169 ↗
39. 10.1109/LED.2023.333475610.1109/LED.2023.3334756 ↗