Carbon Nanotubes for Radiation-Tolerant Electronics
Source abstract
Abstract
Electronics for space applications have stringent requirements on both performance and radiation tolerance. The constant exposure to cosmic radiation damages and eventually destroys electronics, limiting the lifespan of all space-bound missions. Thus, as space missions grow increasingly ambitious in distance away from Earth, and therefore time in space, the electronics driving them must likewise grow increasingly radiation-tolerant. In this work, we show how carbon nanotube (CNT) field-effect transistors (CNFETs), a leading candidate for energy-efficient electronics, can be strategically engineered to simultaneously realize a robust radiation-tolerant technology. We demonstrate radiation-tolerant CNFETs by leveraging both extrinsic CNFET benefits owing to CNFET device geometries enabled by their low-temperature fabrication, as well as intrinsic CNFET benefits owing to CNTs' inherent material properties. By performing a comprehensive study and optimization of CNFET device geometries, we demonstrate record CNFET total ionizing dose (TID) tolerance (above 10 Mrad(Si)) and show transient upset testing on complementary metal-oxide-semiconductor (CMOS) CNFET-based 6T SRAM memories via X-ray prompt dose testing (threshold dose rate = 1.3 × 1010 rad(Si)/s). Taken together, this work demonstrates CNFETs' potential as a technology for next-generation space applications.
Source: europepmc · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Radiation Effects in Electronics · Advanced Memory and Neural Computing · Advancements in Battery Materials
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Electrical Engineering and Computer Science. Massachusetts Institute of Technology (MIT), Cambridge, Massachusetts 02139, United States
United States Air Force Research Laboratories, Space Vehicles Directorate, Albuquerque, New Mexico 87123, United States
Funding
Air Force Research Laboratory · Analog Devices
References (40)
Show source-provided references
1. Spudis, P.; Anthony, L. Using the Resources of The Moon to Create A Permanent, Cislunar Space Fairing System. AIAA Space 2011 Conference & Exposition; Reston, VA, USA, 2011.10.2514/6.2011-7185 ↗
2. 10.1089/space.2013.001310.1089/space.2013.0013 ↗
3. Cichan, T., Bailey, S. A., Norris, S. D., Chambers, R. P., Jolly, S. D., Ehrlich, J. W. Mars Base Camp: An Architecture for Sending Humans to Mars by 2028. 2017 IEEE Aerospace Conference; IEEE. 2017; pp 1–18.10.1109/AERO.2017.7943981 ↗
4. 10.1109/5.9011310.1109/5.90113 ↗
5. 10.1089/ast.2010.060310.1089/ast.2010.0603 ↗
6. 10.1109/TNANO.2018.287184110.1109/TNANO.2018.2871841 ↗
7. Patil, N., Lin, A., Zhang, J., Wei, H., Anderson, K., Wong, H. S., Mitra, S. VMR: VLSI-Compatible Metallic Carbon Nanotube Removal for Imperfection-Immune Cascaded Multi-Stage Digital Logic Circuits Using Carbon Nanotube FETs. 2009 IEEE International Electron Devices Meeting (IEDM). IEEE, 2009 pp. 1–4.10.1109/IEDM.2009.5424295 ↗
8. Rogers, J. A., Cao, Q., Alam, M., Pimparkar, N. Medium Scale Carbon Nanotube Thin Film Integrated Circuits on Flexible Plastic Substrates. US Patent8946683, 2015.
9. 10.1038/nnano.2015.19710.1038/nnano.2015.197 ↗
10. 10.1126/science.aaj162810.1126/science.aaj1628 ↗
11. 10.1038/s41928-017-0003-y10.1038/s41928-017-0003-y ↗
12. Amer, A. G., Ho, R., Hills, G., Chandrakasan, A. P., Shulaker, M. M. SHARC: Self-Healing Analog with RRAM and CNFETs. 29.8 2019 IEEE International Solid-State Circuits Conference-(ISSCC); IEEE. 2019; pp 470–472).10.1109/ISSCC.2019.8662377 ↗
13. 10.1109/TNANO.2019.290273910.1109/TNANO.2019.2902739 ↗
14. 10.1038/s41586-019-1493-810.1038/s41586-019-1493-8 ↗
15. 10.1038/nature1250210.1038/nature12502 ↗
16. 10.1109/JPROC.2018.288260310.1109/JPROC.2018.2882603 ↗
17. Shulaker, M. M., Saraswat, K., Wong, H. S., Mitra, S. Monolithic Three-Dimensional Integration of Carbon Nanotube FETs with Silicon CMOS. 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers; IEEE, 2014; pp 1–2.10.1109/VLSIT.2014.6894422 ↗
18. 10.1021/nn406301r10.1021/nn406301r ↗
19. Shulaker, M., Van Rethy, J., Hills, G., Chen, H. Y., Gielen, G., Wong, H. S., Mitra, S. Experimental Demonstration of a Fully Digital Capacitive Sensor Interface Built Entirely Using Carbon Nanotube FETs. 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers; IEEE, 2013; pp 112–113.10.1109/ISSCC.2013.6487660 ↗
20. 10.1109/JSSC.2013.228209210.1109/JSSC.2013.2282092 ↗
21. 10.1038/ncomms168210.1038/ncomms1682 ↗
22. 10.1109/TED.2019.294553310.1109/TED.2019.2945533 ↗
23. Kanhaiya, P. S., Lau, C., Hills, G., Bishop, M., Shulaker, M. M. 1 Kbit 6T SRAM Arrays in Carbon Nanotube FET CMOS. 2019 Symposium on VLSI Technology; IEEE, 2019 pp T54–T55.10.23919/VLSIT.2019.8776563 ↗
24. Srimani, T., Hills, G., Lau, C., Shulaker, M. Monolithic Three-Dimensional Imaging System: Carbon Nanotube Computing Circuitry Integrated Directly over Silicon Imager. 2019 Symposium on VLSI Technology; IEEE, 2019 pp T24–T25.10.23919/VLSIT.2019.8776514 ↗
25. 10.1021/nn102137810.1021/nn1021378 ↗
26. 10.1021/acsnano.7b0086110.1021/acsnano.7b00861 ↗
27. 10.1021/acsnano.6b0856110.1021/acsnano.6b08561 ↗
28. 10.1002/aelm.20190031310.1002/aelm.201900313 ↗
29. 10.1109/TNS.2010.207851510.1109/TNS.2010.2078515 ↗
30. 10.1063/1.511143610.1063/1.5111436 ↗
31. Sanchez E. I · 2019
32. 10.1016/j.carbon.2016.07.03310.1016/j.carbon.2016.07.033 ↗
33. Chumakov, A. I. Modified Charge Collection Model by Point Node for SEE Sensitivity Estimation. 2015 15th European Conference on Radiation and Its Effects on Components and Systems (RADECS); IEEE, 2015 pp 1–5.10.1109/RADECS.2015.7365635 ↗
34. 10.1109/TNS.2013.224909310.1109/TNS.2013.2249093 ↗
35. 10.1109/23.34055410.1109/23.340554 ↗
36. 10.1103/PhysRevLett.89.10680110.1103/PhysRevLett.89.106801 ↗
37. 10.1109/TNS.2006.88595210.1109/TNS.2006.885952 ↗
38. 10.1109/TNS.2008.200104010.1109/TNS.2008.2001040 ↗
39. Ayatolahi, F., Sangchoolie, B., Johansson, R., Karlsson, J. A Study of The Impact of Single Bit-Flip and Double Bit-Flip Errors on Program Execution. International Conference on Computer Safety, Reliability, and Security; Springer, Berlin, Heidelberg, 2013; pp 265–276.10.1007/978-3-642-40793-2_24 ↗
40. 10.1021/acsnano.8b0420810.1021/acsnano.8b04208 ↗