journal article·2020-09-22Open access

Indium–Tin-Oxide Transistors with One Nanometer Thick Channel and Ferroelectric Gating

Mengwei Si, Joseph Andler, Xiao Lyu, Chang Niu, Suman Datta, Rakesh Agrawal, Peide D. Ye

ACS Nano· Volume 14· Issue 9

Abstract

In this work, we demonstrate high-performance indium–tin-oxide (ITO) transistors with a channel thickness down to 1 nm and ferroelectric Hf0.5Zr0.5O2 as gate dielectric. An on-current of 0.243 A/mm is achieved on submicron gate-length ITO transistors with a channel thickness of 1 nm, while it increases to as high as 1.06 A/mm when the channel thickness increases to 2 nm. A raised source/drain structure with a thickness of 10 nm is employed, contributing to a low contact resistance of 0.15 Ω·mm and a low contact resistivity of 1.1 × 10–7 Ω·cm2. The ITO transistor with a recessed channel and ferroelectric gating demonstrates several advantages over 2D semiconductor transistors and other thin-film transistors, including large-area wafer-size nanometer thin-film formation, low contact resistance and contact resistivity, an atomic thin channel being immune to short channel effects, large gate modulation of high carrier density by ferroelectric gating, high-quality gate dielectric and passivation formation, and a large bandgap for the low-power back-end-of-line complementary metal-oxide-semiconductor application.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Ferroelectric and Negative Capacitance Devices · Nanowire Synthesis and Applications · 2D Materials and Applications

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

School of Materials Engineering, Purdue University, West Lafayette, Indiana 47907, United States

Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana 46556, United States

Davidson School of Chemical Engineering, Purdue University, West Lafayette, Indiana 47907, United States

Funding

Semiconductor Research Corporation

References (25)

Show source-provided references
1. 10.1038/nnano.2010.27910.1038/nnano.2010.279 ↗
2. 10.1021/nl302015v10.1021/nl302015v ↗
3. 10.1021/nn303513c10.1021/nn303513c ↗
4. 10.1021/nl304777e10.1021/nl304777e ↗
5. 10.1021/nn501226z10.1021/nn501226z ↗
6. 10.1038/nnano.2014.3510.1038/nnano.2014.35 ↗
7. 10.1021/nl502603d10.1021/nl502603d ↗
8. 10.1063/1.489182410.1063/1.4891824 ↗
9. 10.1021/acs.nanolett.5b0066810.1021/acs.nanolett.5b00668 ↗
10. 10.1021/acs.nanolett.6b0271310.1021/acs.nanolett.6b02713 ↗
11. 10.1038/s41565-017-0010-110.1038/s41565-017-0010-1 ↗
12. 10.1038/nature1441710.1038/nature14417 ↗
13. 10.1063/1.190580010.1063/1.1905800 ↗
14. 10.1109/LED.2010.206183410.1109/LED.2010.2061834 ↗
15. 10.1109/TED.2015.251342110.1109/TED.2015.2513421 ↗
16. 10.1038/s41563-019-0455-810.1038/s41563-019-0455-8 ↗
17. 10.1109/IEDM19573.2019.899348810.1109/IEDM19573.2019.8993488 ↗
18. Chakraborty, W.; Grisafe, B.; Ye, H.; Lightcap, I.; Ni, K.; Datta, S. BEOL Compatible Dual-Gate Ultra Thin-Body W-Doped Indium-Oxide Transistor with Ion = 370μA/μm, SS = 73mV/dec and Ion/Ioff ratio > 4 × 109. In Proc. Symp. VLSI Tech.; IEEE, 2020; pp 1–2.10.1109/VLSITechnology18217.2020.9265064 ↗
19. Han, K., Samanta, S.; Sun, C.; Thean, A. V.Y.; Gong, X. Top-Gate Short Channel α-IGZO TFT with the Most Aggressively Scaled Sub-1.2 nm EOT: Achieving SS of 80 mV/decade, DIBL of 17.6 mV/V, and the Highest Gm/SS. In Proc. Symp. VLSI Tech.; IEEE, 2020; pp 1–2.
20. 10.1109/MM.2019.294297810.1109/MM.2019.2942978 ↗
21. 10.1063/1.363405210.1063/1.3634052 ↗
22. 10.1021/nl302049k10.1021/nl302049k ↗
23. 10.1021/acsaelm.9b0009210.1021/acsaelm.9b00092 ↗
24. 10.1063/1.509878610.1063/1.5098786 ↗
25. Lyu, X.; Si, M.; Sun, X.; Capano, M. A.; Wang, H.; Ye, P. D. Ferroelectric and Anti-Ferroelectric Hafnium Zirconium Oxide: Scaling Limit, Switching Speed and Record High Polarization Density. In Proc. Symp. VLSI Tech.; IEEE, 2019; pp T44–T45.10.23919/VLSIT.2019.8776548 ↗