journal article·2021-03-26

Deep Learning-Based High Throughput Inspection in 3D Nanofabrication and Defect Reversal in Nanopillar Arrays: Implications for Next Generation Transistors

Utkarsh Anand, Tanmay Ghosh, Zainul Aabdin, Nandi Vrancken, Hongwei Yan, XiuMei Xu, Frank Holsteyns, Utkur Mirsaidov

ACS Applied Nano Materials· Volume 4· Issue 3
Publisher page

Abstract

Densely packed high-aspect-ratio (HAR) nanostructures are the core elements of future microelectronics components. Manufacturing these nanostructures for device applications requires multiple fabrication steps involving wet processes, followed by a drying step. During drying, these nanostructures experience strong capillary forces that induce their bending and cause them to permanently stick to their neighbors, a phenomenon often referred to as pattern collapse. The pattern collapse and the difficulty in reliably identifying damaged nanostructures pose a critical challenge for the fabrication of HAR devices. Here, we developed a machine learning-based approach to identify collapsed nanostructures from a large patterned array of vertical Si nanopillars with 99.84% accuracy. Furthermore, we show that the pattern collapse can be reversed by selectively etching the native surface SiO2 layer of the nanopillars at their adhesions. Our approach for accurate and rapid identification of the collapsed nanostructures combined with the method to reverse this damage provides a versatile platform for developing high-yield fabrication processes for nanoscale semiconductor devices.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Advanced Surface Polishing Techniques · Nanowire Synthesis and Applications · Integrated Circuits and Semiconductor Failure Analysis

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Department of Physics, National University of Singapore, Singapore 117551, Singapore

Centre for BioImaging Sciences, Department of Biological Sciences, National University of Singapore, Singapore 117557, Singapore

Centre for Advanced 2D Materials and Graphene Research Centre, National University of Singapore, Singapore 117546, Singapore

Institute for Materials Research and Engineering, Agency for Science, Technology and Research, Singapore 138634, Singapore

imec, Kapeldreef 75, Leuven B-3001, Belgium

Department of Materials Science and Engineering, National University of Singapore, Singapore 117575, Singapore

Funding

National Research Foundation Singapore

References (73)

Show source-provided references
1. 10.1038/530144a10.1038/530144a ↗
2. Timp, G.; Bourdelle, K. K.; Bower, J. E.; Baumann, F. H.; Boone, T.; Cirelli, R.; Evans-Lutterodt, K.; Garno, J.; Ghetti, A.; Gossmann, H.; Green, M.; Jacobson, D.; Kim, Y.; Kleiman, R.; Klemens, F.; Kornlit, A.; Lochstampfor, C.; Mansfield, W.; Moccio, S.; Muller, D. A.; Ocola, I. E.; O’Malley, M. I.; Rosamilia, J.; Sapjeta, J.; Silverman, P.; Sorsch, T.; Tennant, D. M.; Timp, W.; Weir, B. E.In Progress Toward 10 nm CMOS Devices, International Electron Devices Meeting, 1998; pp 615–618.
3. 10.1109/MM.2017.424134710.1109/MM.2017.4241347 ↗
4. Mertens, H.; Ritzenthaler, R.; Hikavyy, A.; Kim, M. S.; Tao, Z.; Wostyn, K.; Chew, S. A.; De Keersgieter, A.; Mannaert, G.; Rosseel, E.; Schram, T.; Devriendt, K.; Tsvetanova, D.; Dekkers, H.; Demuynck, S.; Chasin, A.; Van Besien, E.; Dangol, A.; Godny, S.; Douhard, B.; Bosman, N.; Richard, O.; Geypen, J.; Bender, H.; Barla, K.; Mocuta, D.; Horiguchi, N.; Thean, A. V. Y.In Gate-All-Around MOSFETs Based On Vertically Stacked Horizontal Si Nanowires in a Replacement Metal Gate Process on Bulk Si Substrates, IEEE Symposium on VLSI Technology, 2016; pp 1–2.10.1109/VLSIT.2016.7573416 ↗
5. Kim, S. D.; Guillorn, M.; Lauer, I.; Oldiges, P.; Hook, T.; Na, M. H.In Performance Trade-Offs in FinFET and Gate-All-Around Device Architectures for 7nm-Node and Beyond, IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2015; pp 1–3.10.1109/S3S.2015.7333521 ↗
6. Suk, S. D.; Lee, S. Y.; Kim, S. M.; Yoon, E. J.; Kim, M. S.; Li, M.; Oh, C. W.; Yeo, K. H.; Kim, S. H.; Shin, D. S.; Lee, K. H.; Park, H. S.; Han, J. N.; Park, C. J.; Park, J. B.; Kim, D. W.; Park, D.; Ryu, B. I.In High Performance 5nm Radius Twin Silicon Nanowire MOSFET (TSNWFET): Fabrication on Bulk Si Wafer, Characteristics, and Reliability, IEDM Technical Digest, 2005; pp 717–720.
7. Bangsaruntip, S.; Balakrishnan, K.; Cheng, S. L.; Chang, J.; Brink, M.; Lauer, I.; Bruce, R. L.; Engelmann, S. U.; Pyzyna, A.; Cohen, G. M.; Gignac, L. M.; Breslin, C. M.; Newbury, J. S.; Klaus, D. P.; Majumdar, A.; Sleight, J. W.; Guillorn, M. A.In Density Scaling with Gate-All-Around Silicon Nanowire MOSFETs for the 10 nm Node and Beyond, IEEE International Electron Devices Meeting, 2013; pp 20.2.1–20.2.4.10.1109/IEDM.2013.6724667 ↗
8. Hur, S. G.; Yang, J. G.; Kim, S. S.; Lee, D. K.; An, T.; Nam, K. J.; Kim, S. J.; Wu, Z.; Lee, W.; Kwon, U.; Lee, K. H.; Park, Y.; Yang, W.; Choi, J.; Kang, H. K.; Jung, E. S.In A Practical Si Nanowire Technology with Nanowire-On-Insulator Structure for Beyond 10nm Logic Technologies, IEEE International Electron Devices Meeting, 2013; pp 26.5.1–26.5.4.10.1109/IEDM.2013.6724698 ↗
9. 10.1002/smll.20080036610.1002/smll.200800366 ↗
10. 10.1016/S1369-7021(05)00791-110.1016/S1369-7021(05)00791-1 ↗
11. 10.1146/annurev-anchem-062011-14300710.1146/annurev-anchem-062011-143007 ↗
12. 10.1021/acsami.8b2155410.1021/acsami.8b21554 ↗
13. 10.1002/adom.20200019810.1002/adom.202000198 ↗
14. Roman B. · J. Phys.: Condens. Matter · 2010 · 22 · 493101
15. 10.1149/1.222078210.1149/1.2220782 ↗
16. 10.1021/acs.jpclett.0c0021810.1021/acs.jpclett.0c00218 ↗
17. 10.1109/84.23259410.1109/84.232594 ↗
18. 10.1002/jemt.107026060310.1002/jemt.1070260603 ↗
19. 10.1016/S0167-9317(99)00033-710.1016/S0167-9317(99)00033-7 ↗
20. 10.1016/S0924-4247(03)00023-210.1016/S0924-4247(03)00023-2 ↗
21. 10.1088/0960-1317/18/5/05503010.1088/0960-1317/18/5/055030 ↗
22. 10.4028/www.scientific.net/SSP.255.14710.4028/www.scientific.net/SSP.255.147 ↗
23. 10.1021/je00019a01610.1021/je00019a016 ↗
24. 10.1016/0924-4247(93)00654-M10.1016/0924-4247(93)00654-M ↗
25. 10.1109/MSPEC.2008.450530810.1109/MSPEC.2008.4505308 ↗
26. 10.1155/2011/82024310.1155/2011/820243 ↗
27. 10.1109/TR.2011.216778210.1109/TR.2011.2167782 ↗
28. Keefer M. · 2001 · 24110.1016/B978-081551442-8.50011-0 ↗
29. 10.1109/TSM.2011.215487010.1109/TSM.2011.2154870 ↗
30. 10.1016/j.mee.2004.12.00310.1016/j.mee.2004.12.003 ↗
31. 10.1109/66.85794710.1109/66.857947 ↗
32. Borisov, V.; Scheible, J. InLithography Hotspots Detection Using Deep Learning, International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2018; pp 145–148.10.1109/SMACD.2018.8434561 ↗
33. 10.1109/64.19305410.1109/64.193054 ↗
34. Solecky, E.; Patterson, O. D.; Stamper, A.; McLellan, E.; Buengener, R.; Vaid, A.; Hartig, C.; Bunday, B.; Arceo, A.; Cepler, A. InIn-Line E-Beam Wafer Metrology and Defect Inspection: the End of an Era for Image-Based Critical Dimensional Metrology? New Life for Defect Inspection, Metrology, Inspection, and Process Control for Microlithography XXVII, 2013; pp 8681.0D.1–8681.0D.19.10.1117/12.2010007 ↗
35. Solecky, E.; Rasafar, A.; Cantone, J.; Bunday, B.; Vaid, A.; Patterson, O.; Stamper, A.; Wu, K.; Buengener, R.; Weng, W.; Dai, X. InIn-Line E-Beam Metrology and Defect Inspection: Industry Reflections, Hybrid E-Beam Opportunities, Recommendations and Predictions, Metrology, Inspection, and Process Control for Microlithography XXXI, 2017; pp 10145.0R.1–10145.0R.18.10.1117/12.2261524 ↗
36. Lorusso, G. F.; Ohashi, T.; Yamaguchi, A.; Inoue, O.; Sutani, T.; Horiguchi, N.; Bömmels, J.; Wilson, C. J.; Briggs, B.; Tan, C. L.; Raymaekers, T.; Delhougne, R.; Bosch, G. V. d.; Piazza, L. D.; Kar, G. S.; Furnémont, A.; Fantini, A.; Donadio, G. L.; Souriau, L.; Crotti, D.; Yasin, F.; Appeltans, R.; Rao, S.; Simone, D. D.; Delgadillo, P. R.; Leray, P.; Charley, A.L.; Zhou, D.; Veloso, A.; Collaert, N.; Hasumi, K.; Koshihara, S.; Ikota, M.; Okagawa, Y.; Ishimoto, T.In Enabling CD SEM Metrology for 5nm Technology Node and Beyond, Metrology, Inspection, and Process Control for Microlithography XXXI, 2017; pp 10145.12.1–10145.12.9.10.1117/12.2257468 ↗
37. Jan, T.In Neural Network Based Threat Assessment for Automated Visual Surveillance, IEEE International Joint Conference on Neural Networks, 2004; pp 1309–1312.10.1109/IJCNN.2004.1380133 ↗
38. 10.1109/TIP.2008.92428510.1109/TIP.2008.924285 ↗
39. 10.1142/S012906579700014810.1142/S0129065797000148 ↗
40. 10.1038/s41591-018-0147-y10.1038/s41591-018-0147-y ↗
41. 10.1021/acscentsci.0c0043010.1021/acscentsci.0c00430 ↗
42. 10.1109/5.72679110.1109/5.726791 ↗
43. Nair, V.; Hinton, G. E.In Rectified Linear Units Improve Restricted Boltzmann Machines; International Conference on Machine Learning; Omnipress: 2010; pp 807–814.
44. Xu, B.; Wang, N.; Chen, T.; Li, M. Empirical Evaluation of Rectified Activations in Convolutional Network.arXiv:1505.00853 [cs, stat]2015.
45. Scherer, D.; Müller, A.; Behnke, S.In Evaluation of Pooling Operations in Convolutional Architectures for Object Recognition, International Conference on Artificial Neural Networks; Springer, 2010; pp 92–101.10.1007/978-3-642-15825-4_10 ↗
46. Lee, C. Y.; Gallagher, P. W.; Tu, Z. Generalizing Pooling Functions in Convolutional Neural Networks: Mixed, Gated, and Tree.arXiv:1509.08985 [cs, stat]2015.
47. Chollet, F. Keras. https://github.com/fchollet/keras.
48. Nwankpa, C.; Ijomah, W.; Gachagan, A.; Marshall, S. Activation Functions: Comparison of Trends in Practice and Research for Deep Learning.arXiv:1811.03378 [cs]2018.
49. Heaton J. · 2013 · 1
50. Ruder, S. An Overview of Gradient Descent Optimization Algorithms.arXiv:1609.04747 [cs]2017.
51. Janocha, K.; Czarnecki, W. M. On Loss Functions for Deep Neural Networks in Classification.arXiv:1702.05659 [cs]2017.10.4467/20838476SI.16.004.6185 ↗
52. Simonyan, K.; Zisserman, A. Very Deep Convolutional Networks for Large-Scale Image Recognition.arXiv:1409.1556 [cs]2015.
53. Das, S.; Hung, J.; Halder, S.; Schelcher, G.; Koret, R.; Turovets, I.; Saib, M.; Charley, A.L.; Sandelbach, M.; Ger, A.; Leray, P.In Machine Learning for Predictive Electrical Performance Using OCD; Metrology, Inspection, and Process Control for Microlithography XXXIII, 2019; pp 10959.0F.1–10959.0F.9.10.1117/12.2515806 ↗
54. 10.1038/432690a10.1038/432690a ↗
55. 10.1209/0295-5075/77/4400510.1209/0295-5075/77/44005 ↗
56. 10.1017/S002211200500771810.1017/S0022112005007718 ↗
57. 10.1021/la200635g10.1021/la200635g ↗
58. 10.1209/0295-5075/96/2400110.1209/0295-5075/96/24001 ↗
59. 10.1126/science.116560710.1126/science.1165607 ↗
60. 10.1103/PhysRevLett.96.16610310.1103/PhysRevLett.96.166103 ↗
61. 10.1063/1.224023210.1063/1.2240232 ↗
62. 10.1149/1.183671510.1149/1.1836715 ↗
63. 10.1116/1.58924710.1116/1.589247 ↗
64. 10.1109/84.54640610.1109/84.546406 ↗
65. 10.1088/0960-1317/12/3/31610.1088/0960-1317/12/3/316 ↗
66. 10.1149/1.183741510.1149/1.1837415 ↗
67. 10.1038/nmat94410.1038/nmat944 ↗
68. 10.1073/pnas.080956710610.1073/pnas.0809567106 ↗
69. 10.1038/nnano.2011.16110.1038/nnano.2011.161 ↗
70. 10.1016/j.bbrc.2011.12.11110.1016/j.bbrc.2011.12.111 ↗
71. 10.1021/acs.nanolett.7b0019610.1021/acs.nanolett.7b00196 ↗
72. 10.1021/acsami.9b1193410.1021/acsami.9b11934 ↗
73. 10.1021/jp803041810.1021/jp8030418 ↗